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Abstract 
Control systems are being embedded in an ever-increasing number of applications, 
many of them unfeasible prior to the joined advances in control, solid state tech-
nology and microelectronics design. In the era of information, communication and 
technology, society continuously absorbs new technologies and quickly demands new 
tools, services and commodities that require challenging control techniques operated 
at high sample rates. However, the implementation of modern control systems is by 
no means straightforward and requires multidisciplinary knowledge in fields of control, 
hardware and software design. Complex control laws with demanding real-time con-
straints are usually implemented using high-end devices combined with some custom 
logic in project-dependent, hence non-reusable solutions. Such high-end devices are 
intended to be flexible enough to cover a wide range of applications and therefore their 
architectural complexity often leads to inefficient control solutions in terms of power 
consumption, area and even performance. Furthermore, in order to fulfil the real-
time requirements, complex device-dependent arithmetic routines have to be usually 
hand crafted in assembly language as most modern compilers are unable to make use 
of the narrow data vector instructions that are especially tailored for signal process-
ing applications, and sometimes, the required performance can only be reached by a 
number of these devices running in parallel. 
This thesis presents a comprehensive study of embedded real-time control imple-
mentations, bringing together hardware/software co-design, development tools and 
controller formulation aspects under a common framework that leads to a novel de-
sign methodology. Initially, standard and state-of-the-art control implementation tech-
niques are reviewed, extracting the particular requirements found in most embedded 
real-time control applications. Then a novel fit-to-purpose reconfigurable control sys-
tem processor (rCSP) soft-IP core is presented. It provides a Iow-cost, size and power 
consumption aware processing architecture particularly optimiscd for control applica-
tions with extra requirements in terms of sample rates, performance and connectivity. 
In order to achieve numerical robustness in reduced word length oversampled real-
time systems, a formulation based on the Delta-'Transform is developed and used in 
the design of the processor's arithmetic unit and its associated development tools. 
The second part of this thesis is engaged in the research of architectural and design 
alternatives for handling the increasing complexity of modern and future control sys-
tems. As a result, a scalable system-on-chip solution targeted for real-time embedded 
control is presented. This solution is architecturally efficient, technology independent 
and can readily interface both digital and analogue systems. Its multiprocessor de-
sign diverts all the real-time control related tasks to the rCSP while an inexpensive 
embedded CPU can easily coordinate the system's actions and periodically adapt the 
control coefficients. 
Finally, one of the main problems found in the implementation of high-performance 
control systems is addressed, namely the embedded system programming. With 
the complexity of current designs continuously growing, the amount of architecture-
dependent code required to implement not only the control law but also the interfacing 
among the different system's components and peripherals becomes an issue that leads 
to an extensive debugging process. Focussed on this problem, the research efforts 
resulted in a novel approach where most of the design-to-implementation steps are au-
tomated by a MATLAB-based tool that allows the design, simulation and automated 
system programming of rCSP-based control solutions from a block diagram represen-
tation of the controller. The thesis concludes with detailed control examples where its 
different research contributions are summarise. 
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Chapter 1 
Introd uction 
1.1 Introduction 
Systems whose performance or characteristics are enhanced by the actions of a con-
troller are becoming more and more often part of our daily commodities. The au-
tomotive industry provides good examples of everyday systems that would suffer a 
serious loss in functionality and performance if they were not supported by embedded 
controllers in a number of tasks like servo-steering, ABS braking, front light adjust-
ment, and active suspension amongst many. In most cases, these controllers must be 
embedded in the controlled system and implemented using digital devices that should 
balance performance and resources (e.g cost, size, power consumption), both being 
tightly related to the advances in solid sate technology and electronic design. The 
continuous progress in these areas allows the implementation of control systems for 
applications that were not feasible before. A good example of the relationship between 
control theory and digital design is the emerging field of mechatronics where only by 
mixing control, electronic systems and mechanical systems can new functionalities be 
achieved [7J. Some examples of these new functionalities and systems are: drive-by-
wire, brake-by-wire and active suspension in the automotive industry, the new blended 
wing design aircraft and fly-by-wire in the aeronautic industry, and ROVs (remotely 
operated vehicles) in underwater exploration. 
1 
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In order to achieve the performance and functionality required by many of these 
challenging new applications, modern control systems must be able to: 
• Operate with hard real-time constraints. 
• Be embedded in the systems to be controlled. 
• Operate at high-sample rates. 
• Seamlessly interface with other digital and analogue devices. 
• Execute other functions apart from the control law. 
• Be upgradable. 
• Be power consumption aware. 
Apart from these characteristics, other;mportant requirements common to most 
commercial products are robustness, cost and time-to-market. 
1.2 Motivation and State-of-the-Art 
1.2.1 The gap between design and implementation 
Embedded real-time control solutions are the key to many of the newest advances in 
a wide variety of fields. However, their implementation is far from straightforward 
and usually requires multidisciplinary knowledge in the fields of control, hardware and 
software design. In contrast, many control engineers want their control law to be imple-
mented as straightforward as possible, and generally they have neither the skill nor the 
will to achieve efficient, cost-effective sol utions [17J. Thaditionally, the lack of rigourous 
research in real-time control implementations ([31], [48]) led to approaches where the 
aspects of control and electronic design were disjointed. The increased complexity of 
control systems shows a number of inadequacies in current solutions [32], which are 
typically based upon off-the-shelf devices such as digital signal processors (DSPs), mi-
crocontroller units (MC Us) and general-purpose processors (sometimes embedded in 
Chapter 1: Introduction 3 
parallel architectures). As the computational complexity and speed required for mod-
ern control systems inexorably rise, in a number of cases the computationally intensive 
nature of control law execution will make a general-purpose device unable to perform 
all the calculations within the time frame of the desired sample period, enforcing a 
lower sample rate and leading to numerical and stability problems. Moreover, con-
temporary control solutions require much more than just control law execution. They 
need signal processing, standard communication channels, more sophisticated control 
techniques, etc. Scalable architectures that allow an easy integration, upgrade and/or 
replacement are required as time to market is nowadays one of the biggest constraints 
for developers and the verification process of a new or re-engineered product is proba-
bly the most time and budget consuming. All these features and functionalities require 
extra computational efforts, and often some specialised hardware architectures must 
be included at extra cost in terms of resources and added complexity in the design, 
implementation and programming of the system. However, recent developments in 
FPGA technology offer very attractive and efficient solutions for a variety of applica-
tions, including embedded control. Nevertheless traditional control implementations 
are based on off-the-shelf devices and don't take advantage of the possibilities this 
new technology offers. In general, current improvements in semiconductor technology 
have led to implementations based on faster and more general devices with a dense 
gate distribution, relying mainly on the increasing clock frequencies, putting aside 
once more the architectural requirements of control systems, thus increasing the gap 
between real-time control design and its effective high-performance implementation. 
1.2.2 Inadequacy in the traditional formulation used in real-
time systems 
The potential errors that finite-word length arithmetic can introduce into the design 
(e.g coefficient quantisation error, overflow error, roundoff error, etc.) are well known 
[26J as well as its benefits over floating-point architectures (e.g. speed, cost, size, power 
consumption). Such numerical precision problems depend not only on the hardware 
device but also on the mathematical approach used to model the system. Also well 
known are the numerical issues that arise by the use of the forward shift operator (q) 
Chapter 1: Introduction 4 
and its related Z-TransJorm variable (z) combined with finite-word length arithmetic 
at high sample rates, although surprisingly this approach is nevertheless commonly 
used in many cases. The reason is probably that in the early days of implementing non-
recursive filters discrete digital circuit elements were used, in which successive values of 
sampled variables were clocked through a bank of shift registers [15]. Another reason is 
the equivalence between the inverse of the z variable (Z-I) and a sample period delay, 
which provides an intuitive representation of digital synchronous systems. Ironically, 
the alternative discrete-time operator described next provides an equivalence with the 
Laplace operator and the transfer functions that are being emulated, but this fact is 
not widely appreciated. 
An alternative formulation based on the 0 operator 
Very high sampling frequencies invariably result in long word lengths for both coeffi-
cients and variables within the controller, primarily because the difference between the 
successive values of the input and output become increasingly small. The problems 
associated with the design of controllers based on the shift operator are well known 
[36]. Middleton and Goodwin [39] have demonstrated the numerical benefits of the 
o operator, presenting a unified approach between the formulation of continuous and 
discrete systems in which the delta operator is expressed as 0 = (q - l)/T, having 
the property that 0 ~ s as T ~ O. Goodall and Donaghue [18] presented a study of 
the implementation of very high sample rate digital filters using a small variation of 
the delta operator 0 = q - 1, which is focussed upon implementation's practicalities 
(further explained in Section 2.3.1 and Chapter 4). In their study, which includes a 
successful implementation on a DSP, they use a modified canonic form of the delta 
operator that places its recursive multipliers on the forward path, leading to a con-
formity of scaling for the filter's internal variables. The work showed that very high 
speed sampling (4 orders of magnitude higher than the bandwidth) is possible with a 
suitable numerical formulation. 
Since this thesis is focussed upon real-time control applications with high require-
ments in terms of sampling frequency and controller complexity, the hardware archi-
tectures and mathematical tools developed are based on the 0 operator formulation. 
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1.2.3 Inadequacies of off-the-shelf devices for control 
In many cases, the performance required in hard constrained real-time control applica-
tions forces the controller to be: embedded (Le. size aware), predictive (Le. real-time 
aware), able to achieve high-sample rates (Le. fast arithmetic execution), power aware, 
upgradable (by firmware or bitstream), and easily interfaced with other units. These 
requirements often overwhelm many designs based on off-the-shelf components for 
various reasons: 
• High-performance off-the-shelf devices are expensive and/or power hungry. Ex-
amples can be found in most 32-bit/64-bit general purpose processors and high-
end DSPs. 
• Inexpensive devices targeted for very low power consumption and control nor-
mally don't match the computational requirements of high-performance ad-
vanced control systems. 
• Most microcontrollers are based on simplified RISC architectures that keep an 
optimised subset of instructions. However, they are designed to support a wide 
range of applications and therefore a single application often uses only a small 
subset of the total resources available. 
Section 3.6 reviews the main architectural characteristics of current off-the-shelf de-
vices used for control. 
In the early 1980s, three main architectures were adopted by most control engi-
neers for implementing controllers and digital filters: microprocessors, microcontrollers 
and digital signal processors (DSPs). Clear representatives of those times were Zilog's 
Z80 8-bit microprocessor, Intel's 8051 8-bit micro controller and Texas Instrument's 
TMS32010 16-bit DSP. Numerical routines were coded in assembly and optimised for 
8-bit arithmetic (or 16-bit in the case of DSPs). However, at that time the perfor-
mance requirements were more modest and the sample rates were relatively low. This 
scenario reduced the numerical requirements in terms of word length and dynamic 
range, and compensated the numerical issues introduced by use of the z-l variable. It 
is interesting to notice how many designs are nowadays still based on the same or a 
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modified version of some of these early 1980s devices. In fact, current control design 
techniques and implementations have not changed that much. What have changed 
greatly are the real-time performance and requirements such as power consumption, 
size and connectivity that modern control systems must fulfill. Although the devices 
currently used for implementing the control law have evolved their design through sev-
eral generations, increased their speed (in some cases by several orders of magnitude), 
and improved their functionality, they have also widened their scope by trying to be 
valid solutions for a wide range of applications. 
Application Specific Processors for control - An alternative 
Despite the clear advantages that tallored architectures can provide for real-time em-
bedded control applications, current research trends are mainly focused on the devel-
opment of new generations of DSPs. In contrast, little work has been done in the 
development of targeted architectures able to address real-time control application 
that require high sample rates. This work will be summarise next. Jones et al [32J 
studied the hardware requirements for the design of a control system processor (CSP) 
for linear time invariant (LTI) systems, based on the modified delta canonic structure. 
They presented a MAC architecture suitable for this numerical formulation and out-
lined three different approaches for the control law execution (single MAC, parallel 
MACs, systolic array). Goodall et al [19J described the use of a non-volatile FPGA for 
implementing LTI controllers. They presented the hardware architecture of the first 
CSP (see Figure 1.1) based on the single MAC structure described in [32J, wrapped 
with the necessary logic to execute the control law endlessly as a program stored on a 
ROM. 
This thesis provides a comprehensive study into real-time embedded control imple-
mentations, and therefore it covers a wider range of aspects, from system-on-chip de-
sign to controller formulations. At the core of the system-on-chip architecture lies a 
new control system processor developed in this research, which is highly optimised 
for both stand-alone and system-on-chip execution, and capable of interfacing directly 
with analogue and digital stages. The initial version of this processor (CSP 11) 
[46J,[45J implemented an optimised architecture for real-time control and included a 
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limited software tool support capable of compiling control equations into its native 
machine-code language. However, this thesis will present the final reconfigurable ver-
sion (rCSP v3.0) of the control processor (see Chapter 5), which allows its architec-
ture to be moulded to the actual requirements of the application, avoiding the waste 
of resources and giving increased performance. Its design is vendor-independent, syn-
thesises for both FPGA and ASIC technologies and its programming and simulation is 
fully supported and automated by its companion MATLAB-based software tools (see 
Chapter 7). Throughout the rest of the thesis, the version of the processor will be 
omitted being therefore referred as rCSP. 
. .. ,,,,",,,, 
PC 
+ 
Figure 1.1: CSP internal architecture 
1.3 New Technologies 
1.3.1 System-on-chip solutions 
An important trend in embedded systems is the use of processor cores together with 
application-specific circuitry. Often the application's functional and performance re-
quirements are met by combining custom hardware solutions together with software 
running on a number of standard embedded processor cores, which are able to interface 
to such special-purpose hardware. In practice, embedded problems are usually solved 
by one of the three approaches [22]: 
1. SoC solution. The designer uses a combined hardware/software solution that in-
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eludes some custom hardware and an embedded processor core that is integrated 
with the custom hardware, often on the same chip. 
2. General purpose embedded processor. The designer uses custom software running 
on an off-the-shelf embedded processor. 
3. DSP solution. The designer uses a digital signal processor and custom software 
for the processor. 
Due to the particular challenges in terms of performance requirements, resource 
constraints and safety that modern real-time embedded control systems present, system-
on-chip solutions are envisioned to play a key role in current and future complex yet 
highly-integrated control designs. In order to address the complexity of distributed 
systems programming, solntions based on architecture description languages (ADLs) 
have been proposed. For instance, [23J presents a programming language (Giotto) 
that aims at distributed hard real-time applications with periodic behaviour, such as 
control systems of possibly distributed sensors, actuators, CPUs, and networks. This 
approach, however, forces control engineers to design complex and project-specific 
hardware architectures that will be then programmed and interfaced by means of a 
non-standard programming language. One of the most significative contributions to 
field of customisable system-on-chip architectures for control was recently released 
(2003) by IBM: The Customizable Control Processor (CCP) [24J. The CCP (see Fig-
ure 1.2) combines a prehardened superstructure on the chip with an area that can 
be customised for a particular application using standard cell logic and cores. The 
hardened superstructure is based on a PowerPC 405 or 440 processor and includes 
all basic peripheral cores common to many SoC designs. In the customisable area, a 
combination of customer logic, lP, and embedded memory can be connected to the 
CoreConnect bus structure and customer-defined Input/Output. 
However, this solution comes with one third of its area predefined, includes a high-
end Power PC microprocessor and many different communication peripherals with the 
aim of being suitable for a wide range of application, such as hard disk controllers, 
voice over IP (VoIP) or game consoles. Therefore such a solution is substantially 
different from the approach proposed in this thesis, which takes full advantage of the 
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programmable nature of modern devices such as FPGAs, and creates an optimised, 
fit-for-purpose solution that maximises performance while decreasing the design gate 
count, hence reducing power consumption and implementation costs. 
1.3.2 FPGA technology 
Although the different components of the system-on-chip solution presented in this 
thesis are technology-independent (Le. can be synthesised in either ASIC or FPGA 
technologies), there are certain advantages that make an FPGA-based implementation 
especially attractive: 
• FPGA technology allows straight-forward and in-situ architectural upgrades, 
thus taking full advantage of the system's reconfigurability. In that way for 
example, an embedded controller could be updated periodically (e.g. due to 
plant changes, model updates, etc.) without having to replace its hardware. 
• Current FPGAs include dedicated arithmetic blocks such as Multipliers and 
MAC units in their internal structure, thus improving the implementation per-
formance of signal processing based designs. 
• FPGA devices allow fast prototyping and prove to be cost-effective solutions in 
many applications. 
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• The fit-to-purpose nature of the design reduces the FPGA requirements in terms 
of size and speed, hence its implementation ean be done using low-budget FPGAs 
instead of state-of-the-art devices . 
• The design can benefit from the continuous improvements in the solid-state tech-
nology. 
1.3.3 Compiling softwares to gates 
The need for tailored architectures in control is widely recognised but hardware de-
sign skills are uncommon among control designers. Hardware Description Languages 
(HDLs) provide many hardware-centric features that make them superior to software 
programming languages, such as the ability to directly manipulate signals of any arbi-
trary length or the notion of actual concurrency and time. However, the long develop-
ment and testing time inherent in the use of HDLs very often make off-the-shelf devices 
the only feasible option to meet time-to-market deadlines. This problem is recently 
attracting the attention of EOA design companies that try to provide tools for trans-
forming the higher-level model of a system directly into RTL (register-transfer level) 
or gates. Today some tools can synthesise directly from C-based languages. However, 
synthesis of C/C++ or SystemC is much restricted in terms of language coverage and 
vendor support [34], and the performance, size and architecture of the final RTL is by 
no means deterministic. In general C/C++/SystemC are still mainly used for mod-
elling, being therefore complementary to and not a replacement for traditional HDLs. 
In the field of digital signal processing, another option is to use Simulink to synthesise 
digital filters into an FPGA. This approach typically allows the rapid prototyping and 
implementation of static structures that lack flexibility and reprogrammability. 
This thesis shares with Simulink the idea of automated controller programming 
directly from block-diagrams representation but presents a flexible processing structure 
(rCSP) that can be reprogrammed in real-time, being especially tailored to cooperate 
with other processing cores. On top of that structure, the thesis builds a whole system-
on-chip architecture that provides a high-performance reprogrammable solution that 
features complex adaptation algorithms at high-sample rates. 
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1.4 Research Objectives 
Digital design is a field in continuous evolution, not only driven by the periodic im-
provements in solid-state technology, but also due to the increasing functionalities and 
performance required by a wide variety of applications in fields like consumer elec-
tronics, personal computing or digital control and signal processing. The demands in 
these fields for faster, smaller and higher performing devices lead to the design of new 
digital architectures and supporting software systems. 
However, as opposed to other fields, embedded real-time control is an interdisci-
plinary field often regarded to require a certain degree of "craftsmanship" , and where 
traditional approaches are still common in most real case applications. The most re-
markable change is maybe the use of devices based on faster silicon technologies and 
hardware architectures that feature specialised arithmetic units and allow parallelism 
in their execution. However, compiler technology is not yet able to take full advan-
tage of those new characteristics and very often the arithmetic-intensive parts of the 
algorithm have to be hand-coded in assembly language. As result, designers rely on 
faster devices and floating point arithmetic to achieve what could be done with only 
a fraction of the utilised resources and power consumption by a targeted architecture 
and a suitable numerical representation. Software generation for the selected imple-
mentation architecture is still an important, application-dependent and error-prone 
part of the design process. 
The aim of this thesis is to provide a holistic approach to the study and implementa-
tion of embedded real-time control systems, demonstrating how, by bringing together 
embedded real-time control, automated software generation and microelectronic de-
sign under a common framework, the gap between the mathematical description of the 
controller and its high-performance final implementation can be removed. In order to 
do so, current design processes, hardware architectures and numerical representations 
are reviewed, and their strengths, shortcomings and trade offs are analysed. This 
analysis provides the foundations for developing a reconfigurable fit-to-purpose pro-
cessor (rCSP), and a system-on-chip targeted architecture focused exclusively on the 
real-time embedded control problem. Such an architecture and processor should be 
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designed with future control requirements in mind, be low cost, high-performing, easily 
programmable and upgradable. In order to achieve a straightforward implementation 
of digital controllers, different software-related issues should be addressed, especially 
the complex, error-prone and architecture-dependent software that control engineers 
are currently bound to produce in every project. It is clear that minimising or even 
eliminating software development tasks from the design flow of a controller would not 
only reduce time-to-market, but will minimise maintenance costs and will probably 
deploy better performance. This analysis leads to one of the main objectives of the 
thesis: to investigate how much of the design-to-implementation load can be taken 
away from the control designer by a suitable software tool made to support the devel-
opment of rCSP-based control systems. Thus, the motivation of this work is not an 
out-and-out optimisation of existing architectures but the provision of a more-than-
sufficient novel architecture combined with a degree of design automation that will 
allow practitioners to use the technology successfully. 
Field Programmable Gate Array (FPGA) technologies are becoming increasingly 
important in industry, delivering performance and features that previously only an 
application specific integrated circuit (ASIC) device could provide. Their prices are 
becoming more and more competitive, and their design tools are often much more 
user friendly than their ASIC counterparts. They not only allow for fast prototyping, 
but they provide designs with a new functionality: reconfigurability. However, it has 
been suggested that FPGAs are still only a first-generation embodiment of the big 
idea of a general-purpose, reconfigurable substrate for special purpose computing [42]. 
In any case their advantages are important enough to investigate the role that this 
new technology can play in current and future control implementations. 
1.5 Summary of achievements 
This thesis addresses the problem of high-performance real-time embedded control 
implementations with demanding resource constraints, sample rates requirements and 
complexity. The original contributions of this thesis are summarised next. 
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1. Detailed study of J-operator based real-time control systems with special atten-
tion to the case of short word length floating-point implementations. 
2. Design and development of a novel reconfigurable control system processor (rCSP) 
capable of satisfying the technological and functional targets of demanding real-
time control systems. It is designed as a reconfigurable soft IP core that can be 
easily integrated as a building block in complex control architectures and tai-
lored for each particular application, optimising in that way its implementation 
and reducing its power consumption. 
3. Design and development of a novel novel multi-processor system-on-chip archi-
tecture targeted for advanced embedded real-time control solutions, which is 
based on the concurrent operation of an embedded processor and the rCSP. Its 
design addresses the functionalities of modern adaptive control systems, their de-
vice interfacing and communication issues, and its scalable architecture ensures 
the suitability of the design for future control scenarios. 
4. Design and development of a software suite (rCSP Development Suite) that 
supports and automates the design-to-implementation stages of rCSP-based 
control solutions. Its novel design flow and implementation methodology min-
imises control engineers' hardware/software co-design efforts, thus allowing them 
to focus on the control algorithm's development, reducing the implementation 
time and obtaining the highest performances. 
1.6 Structure of the thesis 
This thesis is structured as follows: 
Chapter 1 puts this research into context, introduces the research objectives and 
motivations, and summarises its contributions. 
Chapter 2 provides a background knowledge and literature survey in control sys-
tems, and their digital representation that will be used as a starting point to explore 
the implementation requirements that drive the architectures presented in Chapter 
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3 and that influence the design of the rCSP processor. This chapter summarises 
the mathematical description of linear-time-invariant (LTI) and linear-time-variant 
(LTV) systems, it outlines the different numerical operators used in the field of con-
trol and provides an introduction to real-time system. Some mathematical concepts 
reviewed in this chapter are further explained in Appendices E and F. The 0 operator 
formulation, central to this thesis, is explained in detail in Chapter 4. 
Chapter 3 concentrates on the actual implementation issues of digital control 
systems. It starts describing the requirements that are particular to modern control 
and signal processing algorithms. Then it provides an introduction to the state-of-
the-art computer architecture for signal processing in order to better understand the 
different design options that can best match these requirements. Major embedded 
architectures used for implementing digital control and signal processing algorithms 
are reviewed, identifying their advantages and drawbacks, especially when operated at 
high sample rates under embedded real-time requirements. 
Chapter 4 presents an alternative state space representation of digital control sys-
tems based on the o-operator (rather than the commonly used delay operator), whose 
numerical robustness and well scaled coefficients allow to address high-performance 
systems operated at high sample sample rates with short word length floating-point im-
plementations (Le. significantly shorter than the IEEE 754 standard). Based on this 
result, this chapter claims the feasibility of a real-time control-oriented arithmetic 
unit design with reduced size and power consumption, yet high in performance. This 
arithmetic unit is developed in Chapter 5 and implemented in the rCSP. A quanti-
tative comparison of the numerical properties and word length requirements between 
the shift and delta operator is provided in Chapter 7. 
Chapter 5 presents an inside view of the rCSP processor, describing in detail the 
its architecture and implementation. This chapter also provides a detailed explanation 
of how the rCSP interfaces with external devices such as embedded CPUs, sensors and 
actuators. The chapter finishes describing briefly the possibility of building parallel 
multi-rCSP architectures and providing rCSP's performance and post place & route 
implementation figures. 
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Chapter 6 redescribes the embedded real-time control problem as a multipro-
cessor system-on-chip reconfigurable solution with automated system programming. 
This chapter presents the developed system-on-chip architecture as well as its imple-
mentation (as a demonstrator) based on the open-source SPARC-compatible LEON 
processor, whose development is supported by the European Space Agency (ESA). 
The particularities of the interfacing between this embedded CPU architecture and 
the rCSP are explained as well as the the embedded software architecture. The im-
plementation figures for the developed system-on-chip solution are provided at the end 
of the chapter. 
Chapter 7 covers the methodology and design flow developed in this thesis for 
the design and implementation of high-performance embedded real-time control sys-
tems. Its objective is to eliminate the gap between the controller design and its actual 
(high-performance) implementation, automating the system's programming, hardware 
configuration and control system's simulation. This is achieved by means of the rCSP 
Development Suite (described in detail in this chapter), a MATLAB tool developed 
to support multi-rCSP-based control systems. Finally, the design, simulation and 
implementation of a F-14 digital flight controller and a hard-disk-drive controller fea-
turing Kalman filtering are presented to exemplify the design process described in the 
chapter. 
Chapter 8 concludes the thesis by summarising the main findings and how they 
fulfil the objectives of the research. 
Appendix A provides an overview of the main architectural characteristics of the 
FPGA devices used in the implementation of the rCSP processor and the system-on-
chip solution. Appendix B presents the VHDL model hierarchy of the rCSP proces-
sor. Appendix C summarises the main device driver and control libraries developed 
for the system-on-chip solution. Appendix D presents a number of key MATLAB 
functions developed in the thesis to operate with the delta-transform and to gener-
ate and analyse coefficients and state variables for any arbitrary rCSP configuration. 
Appendix E explains in detail the different mathematical operators used in this the-
sis and the relation among them. Appendix F provides a background review on the 
different transform methods used in this thesis, presents and demonstrates some useful 
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properties of delta-transform systems. Appendix G provides the list of publications 
produced as result of this research. 
Chapter 2 
Background on Digital Control I. 
Formulation 
2.1 Chapter objectives 
This chapter provides a background knowledge in control systems. and their digital 
representation that will be used as a starting point to explore the implementation 
requirements that drive the different architectures presented in Chapter 3 and that 
influence the design of the rCSP processor. The objectives of the chapter are to: 
• briefly present the common mathematical formulation used to describe linear 
time invariant (LT!) systems and linear time variant(LTV) adaptive systems. 
• review the concept of adaptation in control systems. 
• introduce an alternative numerical formulation based on the delta operator (0'). 
as opposed to the forward shift operator (q). especially suitable for high-sample 
rate systems. 
• introduce the real-time concept for digital control systems and how to extract 
the real-time equations from the system description. 
17 
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2.2 Continuous Control Fundamentals 
2.2.1 Brief history 
Control history goes back to more than 2000 years ago when Greeks and Arabs used 
water clocks to keep accurate track of time around the 3rd century BC. The Industrial 
Revolution in Europe was marked by the invention of power-driven machinery such as 
advanced grain mills, furnaces, boilers, and the steam engine (J. Watt, 1769). These 
devices could not be adequately regulated by hand, and so arose a new requirement for 
automatic control systems. A variety of control devices was invented, including float 
regulators, temperature regulators, pressure regulators, and speed control devices. 
However, the design of such devices was based mainly on intuition and experience. 
It was not until J .C. Maxwell provided the first rigorous mathematical analysis of a 
feedback control system (James Watt's Fly ball governor) in 1868 that control theory 
started being a rigorous science. 
2.2.2 Introduction 
In general, a control system can be described by the combination of four basic elements, 
namely the system to be controlled (normally called plant, system or process), the 
controller, the sensors and the actuators. Figure 2.1 shows a basic feedback control 
diagram. 
Figure 2.1: Basic continuous feedback control scheme 
Typically, the controller is calculated for minimising (and ideally canceling) the 
error between the desired output (encoded in the given input) and the actual feedback 
system output while accommodating its transient response (Le. settling time, percent 
overshoot, etc.) and ensuring stability. 
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In order to design a controller the system to be controlled must be described math-
ematically (unless applying soft-computing methods as will be mentioned in Section 
2.3.3 ). In general, a system belongs to one of the following groups: 
1. General case: x(t) = f(x, u, t) 
2. Invariant system: x(t) = f(x, u) 
3. Linear Time-Variant (LTV): x(t) = A(t) . x(t) + E(t) . u(t) 
4. Linear Time-Invariant (LT!): x(t) = A . x(t) + E . u(t) 
This section and the following one will briefly show the most common mathematical 
descriptions of systems, giving special attention to LT! systems. In most of the cases, 
the plant cannot in general be described linearly, but it can be linearised around its 
normal operating point, obtaining an LT! model of the system valid in the proximity 
of this point. Sometimes, the plant has partially unknown dynamics and/or time-
varying parameters but behaves in a linear fashion and can be described as an LTV 
system. Adaptive control schemes are widely used in these cases. 
Although this research deals with the digital processing involved in the field of 
embedded real-time control, normally the system to be controlled is continuous and 
in many cases, before obtaining its final digital version, the controller is designed in 
the continuous domain. Other times there is already an analogue controller for a 
particular system that needs to be digitally implemented. Therefore, it is important 
to understand the mathematical formulation of continuous systems before reviewing 
digital implementations. 
2.2.3 Continuous Systems Description 
There are several ways to model continuous LTI systems mathematically. One way is 
to use linear differential equations with constant coefficients. A second method is to 
use transfer functions. A third type of model is the state-space model [9J. 
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Differential Equations 
Physical systems are often mathematically modelled by a set of differential equations 
extracted from physical laws that under certain simplifying assumptions govern the 
dynamics of the system. The general form of these equations is: 
n) + n-l) + + 1) + _ b m) + bm-I) + + b 1) + b Y an-lY ... alY aoY - mU m-lU ... lU oU (2.1) 
where yn) represents the n - th derivative of y with respect to time (i.e. f,;f). 
As it can be seen, Equation 2.1 represents an n - th order differential equation with 
constant coefficients (a special case of differential equations) and the systems governed 
by such equations are called Linear Time Invariant (LTI) systems. Although for small 
order equations analytical solutions can be easily obtained, higher order equations can 
be very difficult (or impossible) to work with in that way. 
Transfer function 
The solution of differential equations can be more easily found by means of the Laplace 
transform. The Laplace transform has the property of transforming linear differential 
equations into algebraic ones, much more suitable for further processing and analysis. 
Appendix F gives a more detailed description of different mathematical transforms 
frequently used in the study of control systems. 
By applying the Laplace transform in both sides of Equation 2.1 (assuming zero ini-
tial conditions), and obtaining the ratio Y(s)jU(s) the following transfer function is 
obtained: 
F(s) = yts) = bmsm + bm_1s(m-l) + ... + b1s + bo 
U(s) sn + an_lS(n 1) + ... + alS + aO (2.2) 
A transfer function shows the relation between the input and the output of the different 
single-input single-output (SISO) elements that comprise an engineering system [9J. 
These are often represented in form of block diagrams. 
The components of a block diagram for linear-time-invariant (LTI) system are 
shown in Figure 2.2 [40J. Notice in Figure 2.2(b) that C(s) = G(s) . R(s). These 
components will be used in Chapter 7 to provide the rCSP software tools with a 
description of the controller to be implemented. 
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Figure 2.2: Block diagram components for LTI systems 
State-Space Models 
The state-space technique is particularly useful for modeling complex multiple-input 
multiple-output (MIMO) engineering systems. Its matrix representation makes it es-
pecially suitable for digital processing. The basis of the state-space technique is the 
representation of a system by means of first-order coupled differential equations, known 
as state equations. The number of first-order differential equations required to model 
a systems defines the order of the system. Associated with the first-order differential 
equations are a set of state variables, the same number as there are differential equa-
tions. Equations 2.3 and 2.4 show a general representation of the state equations of a 
LTI system. 
x(t) = A·x(t)+B·u(t) 
yet) = C· x(t) + D . u(t) 
For a system with n state variables, r inputs and p outputs: 
x = n-vector, known as the state vector. 
y = p-vector, known as the output vector. 
u = r-vector, known as the input vector. 
A = (n x n) matrix, known as the state matrix. 
B = (n x r) matrix, known as the input matrix. 
C = (p x n) matrix, known as the output matrix. 
D = (p x r) matrix, known as the direct transmission matrix. 
(2.3) 
(2.4) 
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The choice of the set of state variables is not unique leading to different representa-
tions (in fact there are infinitely many state-space representations of the same system). 
However, there is a number of especially useful representations called canonic forms 
and Equations 2.3 and 2.4 can be transformed into them by means of appropriate 
similarity transformation matrices (for more information on this subject consult for 
example [41J and [40]). 
2.2.4 Controller Design 
Once the description of the system is obtained, a suitable controller must be calculated. 
In order to do so, a wide variety of techniques are available (e.g. root locus techniques, 
frequency response techniques, robust control techniques, state-space techniques, etc.) 
and there is an extensive literature that covers them. What it is relevant for the 
purpose of this chapter is the fact that the final controller will be expressed as a set 
of transfer functions or state-space equations, of the form shown in previous section. 
2.3 Digital Control Fundamentals 
As mentioned before, the system to be controlled is normally a physical (continuous) 
one. The controller acts upon it, normally by means of an electric signal that drives an 
actuator that will produce the proper action on the system. Initially, analogue devices 
were used to implement the controller (analogue control system). This approach had 
two main advantages. First, they work in real time (they are not sampled systems), 
hence allowing very high bandwidths. Second, neither analogue-to-digital (AD) nor 
digital-to-analogue (DA) conversion is needed from or to the controller. Analogue con-
trol systems have however some serious drawbacks. Component ageing and sensitivity 
to environmental changes can severely alter the controller characteristics. Analogue 
components are also quite susceptible to noise problems and lack programmability. 
Digital controllers on the other hand offer flexible single-chip embedded solutions based 
on programmable devices and therefore they can implement algorithmic interlocking 
and control law execution that allow the controller to adapt itself in real-time to the 
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system evolution and to the user needs. They are also cheaper and noise immune. 
In order to integrate a digital controller into a physical system, AD and DA converters 
must be introduced in the loop. Figure 2.3 shows an example of a digital control 
system with analogue input and output and the AD and DA converters' placement. 
Note that the placement of the AD and DA converters may vary from one system to 
another. 
Input + 
. Dig~al. 
Controller 
Output 
Sensors 
Figure 2.3: Block diagram of a typical digital feedback control system 
It can be seen in Figure 2.3 that the plant is a continuous system while the controller 
is a digital (sampled) one. Assuming the plant model is defined as G(s), the objective 
is to calculate a discrete controller that produces the desired closed loop system's 
dynamics. This can be done, broadly speaking, by three different approaches [12]: 
Emulation. The controller is desigued in the continuous plane (C(8» and then con-
verted (approximated) into C(z) by a number of different techniques (e.g. bilin-
ear transform, pole-zero mapping, etc ... ). 
Design in the z-plane. The plant model G(s) is converted (discretised) into G(z) 
and then the controller is calculated by means of discrete design techniques. 
Design in the w-plane. It is an hybrid method. The plant is first discretised as 
G(z) and then transformed back into G' (s) (or G(w», using for example any 
emulation method. The controller is calculated then as C(w) and then converted 
by emulation into C(z). 
As shall be seen later in this chapter, there are other options to the z-plane, that 
can be used instead to design a controller by means of the methods described before. 
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2.3.1 Discrete System Description 
Section 2.2.3 presented different ways in which continuous systems can be described. 
Discrete systems can be represented in a similar way by means of difference equations, 
discrete transfer functions and discrete state-space equations. 
Difference Equations 
Problems in which a variable may conveniently be assumed to have only a discrete set 
of possible values often leads to mathematical models involving difference equations 
[14J. In sampled systems, such a variable is time. Discrete systems are normally 
modelled by a set of difference equations. The general form of these equations is: 
y[k+nJ+an-Iy[k+n-1J+ ... +aoY[kJ = bmu[k+mJ+bm_Iu[k+m-1J+ ... +bou[kJ (2.5) 
Equivalently to differential equations, if the functions an_I .. ao and bm .. bo are constant 
functions, then Equation 2.5 is defined as a linear difference equation with constant 
coefficients and represents a LT! discrete system. 
Transfer function 
In the same way that the Laplace transform can be used to transform differential 
equations into algebraic ones, other transforms can be used to convert discrete series 
of values into algebraic equations, thus making more straightforward the study and 
analysis of difference equations. 
The most commonly used is the Z-transform (sce Appendix F), closely related with 
the forward shift operator (see Equation 2.6) by means of its transform variable z. 
q(f(t)) == q(f[kTJ) '" q(f[kJ) == qf[kJ == f[k + 1J VTEZ (2.6) 
Probably the most well known transform in the field of digital control and signal 
processing, it successfully extracts and represents the sequential nature of sampled 
systems in a very intuitive way. However, this advantage comes at the cost of word 
length and bandwidth. It is well known that numerical problems arise when using 
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the shift operator at high sample rates (e.g. [39J, [20J, [12]). The reason is that the 
operator requires to store the actual value of each sample, which forces the coefficients 
and state variables to be able to work within a wide dynamic range. As the real-
time requirements force higher sample rates, the dynamic range increases even more. 
In order to overcome this problem, control implementations based on the shift operator 
are forced in many occasions to use either very large word length or floating point 
arithmetic, hence increasing considerably the hardware implementation requirements. 
An alternative formulation based on the delta operator (8-operator) and its related 
discrete transform, the Delta-transform (see Appendix F) allows more numerically 
robust implementations, especially at high-sample rates, and reduces the hardware 
requirements in terms of word length and arithmetic precision. The reason for its 
numerically superior properties lies in its definition, based on the differences between 
two consecutive sample values, rather than their independent values. There are two 
main definitions of the 8-operator in the literature: 
• Classic definition [20J: 
8(f(t)) == 8f[kJ == f[k + 1J - f[kJ 
T 
• Loughborough definition [15J: 
8(f(t)) == 8f[kJ == f[k + IJ - f[kJ 
the definitions being related just by a scaling factor: 
8LBORO = T· 8CLASSIO 
(2.7) 
(2.8) 
(2.9) 
The first is based upon unifying the continuous and discrete time domains, because 
as T ..... 0 with this definition 8 ..... s. The second is focussed upon the practicalities of 
implementation for which the division by T will always be combined with the coeffi-
cients, hence the simpler formulation. Since this research is concerned with implemen-
tation, the Loughborough definition of the 8-operator is used throughout this thesis 
and from now on it will be referred simply as 8-operator. This operator is related with 
the forward shift operator as follows: 
8=q-l (2.10) 
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The q-based transfer function of the LTI system defined in Equation 2.5 (for zero 
initial conditions) is: 
Y(z) bmzm + bm_Iz(m-l) + ... + blz + bo 
U(z) = zn + an_IZ(n I) + ... + alz + ao (2.11) 
The o-operator-based transfer function of the same systems can be expressed as: 
Y() b' m b' (m I) b' b' "I m"l + m-i'Y - + ... + 1"1 + 0 
U( ) = , n +' (n I) + +' + ' "I an"l an_I"I - ... al"l ao (2.12) 
where "I represents the Delta-transform variable. Appendix F provides a detailed 
description of the relation between the coefficients in Equation 2.11 and Equation 
2.12. 
State-Space Models 
The discrete state space representation of a system follows the same structure pre-
sented in Equations 2.3 and 2.4. In this case however, the different states are related 
by a series of first order difference equations rather than first order differential equa-
tions. The general structure of a LTI discrete system with n state variables, r inputs 
and p outputs can be therefore expressed as follows: 
x[k + IJ = F· x[kJ + G . u[kJ 
y[kJ = C· x[kJ + D . u[kJ 
(2.13) 
(2.14) 
where x = n-vector, y = p-vector, u = r-vector, A = (n x n) matrix, B = (n x r) 
matrix, C = (p x n) matrix, D = (p x r) matrix. 
Similar to the continuous case, there is an infinite number of state-space represen-
tations of the same system, but again a specific set of these possible representations 
is particularly useful in control theory. 
In this thesis, the modified delta canonic form presented in Equation 2.15 and 
Equation 2.16 will be used due to its numerical benefits particularly at high sample 
rates. Chapter 4, will describe this canonic form in detail. 
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Xl 1 al 0 0 Xl 0 
X2 0 1 a2 0 X2 0 
= 0 + 0 Uk (2.15) 
0 0 1 an-l 
Xn 
k+l 
-an -an -an (1 - an) Xn 
k 
an 
Xl 
X2 
Yk = ( Cl - eolc2 - col· . ·1· . ·Ien - eo ) +d'Uk (2.16) 
Xn 
k 
2.3.2 Adaptive Control 
An adaptive control system uses a control scheme that is capable of modifying its 
behaviour in response to changes in the process dynamics [30J. Adaptive controllers 
have been extensively used in several industries including chemical, aerospace, auto-
motive, and pulp and paper. There are three well known adaptive control schemes: 
gain scheduling, model-referenced adaptive control (MRAC) and self-tuning regulators 
(STR). All these schemes adapt the behaviour of the controller by providing it with 
new sets of coefficients to improve system response at this particular moment, but 
differ in the way these coefficients are calculated. The adaptation algorithm runs in 
parallel with the control law execution, usually at much lower frequency. Adaptive 
control is widely covered in the literature and it is out of the scope of this thesis to 
describe further this subject. However, gain scheduling is a fairly simple adaptive 
technique yet suitable in many applications and will be briefly described below. 
Gain scheduling 
This type of adaptive control system is based on the adjustment of the controller pa-
rameters in response to the operating conditions of the process [5J. This control scheme 
is particulary useful when the variations in the process dynamics are predictable. Gain 
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scheduling can be regarded as a mapping from the process parameters to the controller 
parameters [30J. In practice, a gain scheduler can be implemented as a look-up table. 
Input Oulput 
OperaUng condition. 
of the system 
Figure 2.4: Block diagram of a gain scheduling controller 
Examples of the application of this control scheme can be found in most of the 
fields. One example is suspension control in railway systems, where although the 
nominal mass of the vehicle remains constant, the number of passengers produces a 
variation in the total mass of the system that cannot be neglected. In this case, gain 
scheduling can be applied by calculating a number of sets of control coefficients for a 
range of mass variations (number of passengers). Another example can be found in 
aerospace applications where the operating conditions of an aircraft vary for example 
with the height (e.g. oxygen amount, air density, etc.). Again, a number of set 
of coefficients can be calculated off-line and applied depending on the actual fiight 
conditions (Le. height in this particular example). 
2.3.3 Intelligent Control 
Fuzzy logic, neural networks, and evolutionary computing have provided important 
tools and techniques for system control. Intelligent control seeks to achieve good 
performance in machines, industrial processes, consumer products and other systems 
by using control approaches that, in a loose sense, tend to mimic direct control by 
experienced humans. Many of these techniques can learn and compensate for param-
eter changes and disturbances, and are able to provide satisfactory control even in 
incompletely-known and unfamiliar situations [30J. Although interesting, these tech-
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niques are especially useful in highly non-linear systems and/or very ill-defined mod-
els. This thesis focuses on well-defined real-time embedded LTI and LTV systems, and 
therefore intelligent control is out of its scope. 
2.4 Digital Filtering and Signal Processing 
Current control systems require more than simple control law executions. Digital fil-
tering and signal processing are common parts of modern control implementations. 
Examples can be found in a variety of fields such as aeronautics and mechatronics. 
The mathematical representation of digital filters and different signal processing tech-
niques share many common aspects with digital control, specifically their matrix-based 
formulation and the intensive use of multiply-accumulate (MAC) operations. 
The remaining of this section briefly describes some of the key digital signal pro-
cessing techniques in order to better understand their similarities with the digital 
control structures, in terms of numerical requirements and mathematical formulation. 
Digital filtering. Digital filters are broadly divided into two classes, namely 
infinite impulse response (HR) and finite impulse response (FIR) filters. Either type 
of filter can be represented by its impulse response sequence, h(k) (k = 0,1, .. ). In 
both cases, the input and output signals to the filter are related by the convolution 
sum, which is given in Equation 2.17 for an HR and in Equation 2.18 for an FIR filter 
[26J. 
00 
y(n) = L h(k)x(n - k) (2.17) 
N-l 
y(n) = L h(k)x(n - k) (2.18) 
k=O 
Due to the infinite length of the computations required by Equation 2.17, HR filters 
are expressed in a recursive form (hence they are often called recursive filters): 
00 N M 
y(n) = Lh(k)x(n-k) = Lbk ·x(n -k) - Lak ·y(n- k) (2.19) 
k=l 
As can be noted, the output sample, y(k), of an HR filter is a function of past outputs 
as well as present and past input samples, while in a FIR filter its output only depends 
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on present and past inputs. This dependence (or not) on past output values, makes it 
possible to assure the stability of a FIR filter, a certainty that cannot be achieved in a 
HR filter. Figure 2.5 shows a block diagram representation of a second order HR filter 
in direct realisation. As can be seen, digital filters can be represented in the same way 
as discrete SISO control systems and they are often formulated as transfer functions 
with the structure of Equation 2.11. A general FIR filter can be represented using the 
same structure shown in Figure 2.5, just by defining the output coefficients as follows: 
ao = 1 and ai = 0 for i = 1,2, ... 
y[k) 
Figure 2.5: Block diagram of a second order HR filter 
Convolution. Convolution is one of the most frequently used operations in dig-
ital signal processing, being for example the basic operation in digital filtering. An 
important characteristic is the fact that convolution in the time domain is equivalent 
to multiplication in the frequency domain. 
Given two finite length sequences, x(k) and h(k), oflength Nl and N2, respectively, 
their linear convolution is defined as: 
00 M-l 
y(n) = h(n) ® x(n) = L h(k)· x(n - k) = L h(k) . x(n - k) (2.20) 
k=-oo k=-O 
where n = 0,1, ... , M-I and M = Nl + N2 - 1 
Correlation. It is frequently necessary to be able to quantify the degree of inter-
dependence of one process upon another, or establish the similarity between one set 
of data and another. In other words, the correlation between the processes or data is 
sought [26]. Applications are found in robotic vision and remote sensing by satellite 
amongst others. The correlation can be calculated in a number of ways, depending 
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on the nature and characteristics of the processes to be correlated. As an example, 
Equation 2.21 describes the correlation between two waveforms of the same length. 
N-l 
rI2(j) = ~ L Xl(n) . X2(n + j) 
n=O 
(2.21) 
Discrete transforms for Signal Processing. Discrete transforms allow the rep-
resentation of discrete-time signals in the frequency domain or the conversion between 
time and frequency domain representations. They are extensively used in signal and 
multimedia processing applications. 
2.5 Summary 
Continuous and digital systems can be described mathematically in a number of ways. 
This chapter briefly presented the most common of these formulations. 
Although most designs are based on the shift operator (q), its numerical issues, 
especially when sampling at much faster rates than the system bandwidth, make it a 
less-than-recommended option for use in high-performance real-time systems. Instead, 
the delta operator (8) is recommended for a number of reasons, namely it is numerically 
more robust at high-sample rates, allows better hardware implementations and, as will 
be shown in Chapter 4, in its modified canonic form, the resultant coefficients are much 
better scaled, reducing the dynamic range required to represent them. 
Contemporary control systems require much more than just control law execution. 
Often, signals are digitally processed and based on them certain inputs are provided 
to the controller. As presented in this chapter, the arithmetic structure of signal pro-
cessing algorithms doesn't differ much from the required one to process control laws 
and it is fundamentally based on the dot product between a matrix and a vector. 
MAC operations are extensively used in all digital signal processing applications (in-
cluding digital control) since they best match this matrix-based processing. Therefore 
digital signal processing algorithms are best mapped into hardware architectures that 
efficiently process such operations. 
Chapter 3 
Background on Digital Control 11. 
Processor Architectures 
3.1 Introduction and Objectives 
Once the plant is mathematically described and the appropriate digital algorithm 
is developed and simulated, the next step leads to the physical implementation of 
such algorithm, usually as a set of instructions running on some sort of processing 
architecture. As mentioned before, digital control algorithms can be regarded as a 
subset of the signal processing algorithms and therefore they are typically implemented 
into digital signal processing hardware architectures. This architectures should be 
able, at least, to receive sampled data, process it and generate the proper output to be 
sent back to the system. In the case of embedded real-time control, the architecture 
usually needs to be fast enough to achieve high-sample rates as well as size and power 
consumption aware. 
This chapter reviews different issues related to the actual hardware implementation 
of signal processing algorithms. The objectives are to: 
• Understand the processing requirements that are particular to signal processing 
algorithms, paying special attention to the embedded real-time control scenario. 
• Gain a background knowledge on computer architecture for signal processing in 
32 
Chapter 3: Background on Digital Control II. Controller Implementation 33 
order to better understand the different design options, that can best match the 
processing requirements previously presented. This review of computer architec-
ture for signal processing will be useful to understand the design decisions that 
lead to the embedded control solution presented in Chapter 5. 
• Review major embedded architectures and devices used for implementing digi-
tal processing algorithms, identifying their advantages and drawbacks especially 
when operated at high sample rates under embedded real-time requirements. 
3.2 Implementation Requirements for Embedded 
Real-Time Digital Controllers 
Digital signal processing algorithms in general and digital control algorithms in partic-
ular make an extensive use of arithmetic operations with intensive data flow through 
the CPU. The efficient execution of their algorithms in real-time requires a hardware 
architecture and instruction set radically different from those of standard microproces-
sors [26J. The embedded space has its own particular requirements in terms of power 
consumption and gate count. This section presents a summary of the main special 
characteristics common to the majority of these algorithms that the hardware archi-
tecture should efficiently address in order to achieve good performance while meeting 
the embedded space constraints. 
3.2.1 Input/Output Requirements 
Usually, embedded controllers are required to interface with both analogue and dig-
ital devices since they can be placed between digital stages or receive/send signals 
from/to different types of analogue sensors/actuators. In order to interface with ana-
logue systems, a digital system requires two conversion processes: analogue-to-digital 
conversion (ADC) at the inputs, and digital-to-analogue conversion (DAC) at the 
outputs. 
In embedded systems, size is always a constraint and analogue circuitry is especially 
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"voluminous" when compared with digital gates. Thus, a controller architecture that 
includes ADC/DAC logic in its core would reduce the external components of the final 
system and therefore would be more suitable for embedded applications. However, a 
fixed number of converter units could lead to a waste of resources since different 
systems have different input/output requirements. Hence, the possibility of configuring 
the number of digital inputs and outputs of the controller, as well as its number of 
converter units, would offer a tailored solution with fit-to-purpose logic and resources. 
This solution would be smaller in size and would consume less power. 
System-on-chip solutions implement different functional modules on a single chip. 
Some of these modules need to interact between each other at a high-level. For ex-
ample, an embedded CPU may be used for coordinating some other (more targeted) 
modules. Therefore, in order to achieve a seamless integration on a SoC solution, a 
controller should implement some industry standard bus interface. 
3.2.2 Arithmetic Requirements 
Digital processing architectures generally deal with infinite continuous streams of data 
[22J that must be processed in real-time. Arithmetic operations are intensively used 
while branches, interrupts and other instructions common to desktop and server sys-
tems are reduced to a minimum. In fact, as can be seen in the particular case of 
control law execution and digital filtering, many arithmetic operations are performed 
before any new sample is considered or any new action calculated. Thus, the main 
processing load in a digital controller falls upon its AU, which must be carefully opti-
mised since it will probably dictate the system's performance. Next, the key arithmetic 
characteristics required in most embedded digital signal processing architectures are 
reviewed: 
Fast Multiply Accumulation (MAC) Operation Execution 
The basic numerical operations in digital signal processing are multiplications and 
additions. Multiplication, in software, is notoriously time consuming, while additions 
are even more time consuming if floating point arithmetic is used [26J. Due to the 
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extensive use of matrices in digital signal processing, the most common arithmetic 
operation to be performed is of the type: 
N 
Y = 2: Ci· Xi 
i=l 
(3.1) 
which represents for example the dot product between a vector of coefficients ([C]) and 
the current vector of state variables ([X)k) in a typical discrete state space controller 
representation (see for example Equation (2.14)). 
A MAC operation returns the result of multiplying two numbers and adding the 
result to a third one as shown in Equation (3.2). 
d=a·b+c (3.2) 
Equation (3.1) is best mapped by means of MAC operations. Therefore, in order to 
achieve real-time performance in digital signal processing, dedicated hardware MAC 
units must be implemented. The effectiveness in the execution of MAC operations is 
the one of the primary peak performance metric used by most DSP architects and is 
usually measured in MACs/second. 
Arithmetic Format 
One of the most fundamental characteristics of a programmable digital signal processor 
is the type of native arithmetic it uses. Many DSPs use fixed-point arithmetic [26), 
where numbers are represented as integers or as fractions in a fixed range, while others 
use floating-point arithmetic. In this case, values are represented by a mantissa and 
an exponent as shown in Equation (3.3): 
value = mantissa . 2(exponent) (3.3) 
The mantissa is generally a fraction in the range [-1.0 to +1.0], while the exponent is 
an integer that represents the number of places that the binary point (analogous to 
the decimal point in a base 10 number) must be shifted left or right in order to obtain 
the desired value [6J. 
Fixed-point arithmetic is the most prevalent in digital signal processing applications 
because it leads to fast and inexpensive implementations, but it is limited in the range 
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of numbers that can be represented and in its accuracy, and is also susceptible to 
problems of overflow [26]. 
Floating-point arithmetic is preferred when the magnitudes of varying variables 
or system coefficients vary widely (wide dynamic range) and/or when high precision 
is required. These advantages simplifies programming because algorithms developed 
and simulated in larger machines (e.g. desktop computers) in a high-level language, 
can be directly implemented in an embedded processor that supports such arithmetic 
with little changes to the core of the algorithm. However, floating-point arithmetic is 
more expensive and slower that its fixed-point counterpart. Although one of the most 
widely used binary floating-points systems is the IEEE 754 standard [25], sometimes 
the dynamic range and accuracy provided by its 32-bit single precision representation 
is not required and a more compact and faster AU could be designed based on a 
reduced word length floating-point arithmetic. However, a reduction in the word 
length used to represent the system parameters (or controller coefficients) can increase 
the quantisation errors, and therefore this approach should be carefully assessed. 
Quantisation is the process of mapping real numbers into a finite word length rep-
resentation. This process introduces inevitably an error common to most digital signal 
processing implementations (quantisation error) that cannot be removed [26]. In con-
trol systems design the coefficients are usually calculated with 32-bit floating-point pre-
cision by a software tool running on a desktop computer, but afterwards they often 
need to be quantised to fit into the word length of the processing architecture selected 
for implementation. Another source of quantisation error in control algorithms is the 
ADC process, where an analogue signal must be represented by a finite number of 
bits. 
The precision of both fixed-point and floating-point arithmetic representations de-
pends on the number of bits used for representing them. Choosing a technology with 
the right word size is an important implementation decision that should be carefully 
considered. A practical method for determining the coefficient word length in digital 
filters can be found in [16]. 
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Internal variables overflow 
For a successful implementation, it must be noticed the fact that internal variables 
within recursive filters can increase to many times the size of the input, even though 
the final output may be similar in size to the input [12]. This can be applied to many 
other algorithms, where an intermediate operation can surpass, by several times, the 
size of the input. In a two's complement fixed-point format, the addition of two large 
numbers of a similar sign may produce an overflow, that is a result that exceeds the 
permissible word length, which would cause a change in its sign. Thus, a very large 
positive number becomes a very large negative one and vice versa (Figure 3.2(a)). In 
this case restoration of normal operation is by no means assured. This situation can be 
avoided in most cases by extending the variables word length with enough extra guard 
bits. Figure 3.1 shows the example of a 6-bit variable encoded in 2's complement with 
three extra guard bits. Notice that the sign bit must be shifted at the most significant 
bit position. 
Guard Original 
Sign bltJ-ixd}·1 I I I I I I I 
Figure 3.1: Overflow prevention example by adding three extra guard bits 
This technique allows the architecture to implement saturation arithmetic by check-
ing the sign of the guard bits and the most significant bit of the original 6-bit variable, 
while preserving at the same time the accuracy of the calculations for a range 2n times 
bigger than the one allowed without extra bits, where n is the number of guard bits. 
Output Saturation 
Digital signal processing algorithms often rely on saturating arithmetic and would 
be incorrect if run on a device without it [22]. Even with a well chosen coefficients' 
and internal variables' word length, an output overflow can (although occasionally) 
still happen and therefore it is common practice to use saturation arithmetic. This 
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technique simulates the saturation effects typical to analogue devices such operational 
amplifiers by setting the outputs to their maximum permissible positive or negative 
value when an overflow is detected. Figure 3.2 shows how two systems output the 
value stored in a 6-bit variable implementing three guard bits as shown in Figure 3.1. 
The output is 6-bit wide expressed in 2's complement. The first system (a) doesn't 
implement saturated output logic, while the second one (b) does. In these figures, x 
represents the correct output (as stored in the extended version of the original 6-bit 
variable), while y represents the actual output. 
y y 
31 31 
-32 -32 31 83 
X 
·32 ·32 
(a) (b) 
Figure 3.2: Comparison between the output of two systems. The first one (a) doesn't 
implement saturated output logic, while the second one (b) does. 
3.2.3 Other Requirements 
A requirement common to most commercial products that are to be produced in 
volume is the price per unit. In the particular case of digital control, designers try to 
use the lowest cost DSP architecture that can provide acceptable performance for a 
particular application, even though such devices may be considerably less flexible, more 
difficult to program, and less performing than other more adequate (and expensive) 
ones. Among DSPs and MCUs from the same family, the least expensive family 
members tend to have significantly fewer features, less on-chip memory, and lower 
performance than the more expensive members [6J. 
Sometimes, new features need to be implemented on an existing product that 
requires higher computational power. This is usually addressed by choosing a faster 
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processing device. However, is a common requirement to reuse the existing Printed 
Circuit Board (PCB) layout which forces the new device to be pin-compatible with 
the previous one (i.e. they will probably be from the same manufacturer and family). 
Other requirements commonly found in embedded systems are design size and 
power consumption. 
3.2.4 FPGA-based designs 
Although embedded digital controllers have been traditionally implemented using 01£-
the-shelf devices, FPGA technology can certainly change the way digital control is 
understood. Reusability has not been common in the embedded applications, due 
to the targetted nature of their design and the constraints in space and resources. 
Often, changes in a plant requires the design of a new embedded controller with all 
the associated external circuitry. 
FPGAs introduce a new dimension to the concept of embedded hardware design: 
reconfigurability. A design based on FPGA technology, would allow addressing plant 
changes at gate level, as many times as needed, testing the new embedded architecture 
directly on the plant. This could also allow for periodic and non-intrusive updates and 
upgrades of the controller. In order to achieve this goal, the control architecture should 
be designed as a soft intellectual property (soft IP core), synthesisable for a variety of 
FPGA technologies (in order to avoid vendor-specific restrictions). 
3.3 Basic Concepts on Computer Architecture for 
Digital Signal Processing 
This section briefly covers the main concepts of computer architecture, putting spe-
cial attention on the particularities that can be found on devices targeted to digital 
signal processing. It introduces basic concepts that will later be required in order to 
understand the architecture and implemcntation decisions taken in the design of the 
rCSP. This section is based on [22] which is probably one of the most acknowledged 
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publications in computer architecture and it is used as reference in many other books 
and related works in the field. Therefore, it is strongly recommended as reference in 
case additional information were required. 
3.3.1 Instruction Set Architecture (ISA) 
The ISA of a computer system is the portion of the computer visible to the programmer 
or compiler writer [22]. A typical classification of the main ISA characteristics is 
summarised below. 
Internal storage type 
The type of internal storage in a processor is perhaps the most basic differentiation 
between architectures [22]. The following internal storage classification refers to the 
way the data is brought into the arithmetic logic unit (ALU) and sent back to the 
memory: a) Stack, b) Accumulator, c) Register-memory, d) Register-register/load-
store e) Memory-Memory. 
The load-store architecture doesn't allow memory references in AL U instructions. 
Thus, data is retrieved from the memory and stored in a general purpose register 
(by means of a LOAD instruction) before it enters the ALU. In the same way, after 
executed, the result of the operation is stored in a general purpose register and it is 
sent back into the memory by means of a STORE instruction. Most recent RISC 
architectures (e.g. ARM, MIPS, PowerPC, SPARe and TRIMEDIA TM5200, etc.) 
implement this internal storage type. 
A number of advantages can be found in this approach. First, registers are internal 
storage element in the processor, and therefore accessing them is much faster than 
accessing an external memory. Second, registers are more efficiently managed by a 
compiler than other forms of storage. In general, when registers hold variables the 
overall memory traffic is reduced, the programme execution speeds up and the code 
density improves. 
Cl1apter 3: Background on Digital Control II. Controller Implementation 41 
Memory Addressing 
Independently of the storage architecture, the different ways an instruction can refer 
to one or several memory addresses must be defined, i.e. how many memory addresses 
are interpreted and how they are specified. Addressing modes have the ability to sig-
nificantly reduce instruction counts; on the other hand they also add complexity to the 
processor design and may increase the clock cycles per instruction (GPI). Table 3.3.1 
summarises the addressing modes that are most frequently used by a wide variety of 
applications typically run on general purpose processors. 
Addressing mode Example Meaning 
Register Add R4,R5 Reg[R4]<- Reg[R4]+Reg[R3] 
Immediate Add R4,#3 Reg[R4]<- Reg[R4]+3 
Displacement Add R4,lOO(R1) Reg[R4] <- Reg[R4]+ Mem[lOO+ Reg[R1 JJ 
Register Indirect Add R4,(R1) Reg[R4]<- Reg[R4]+Mem[Reg[R1JJ 
Table 3.1: Most commonly used addressing modes in general purpose processors 
The structure of digital signal processing algorithms deviates from the one found 
in standard programs run on a general purpose processor. In order to optimise the 
execution of such algorithms, architectures targeted towards digital signal processing 
implement new addressing modes specifically designed to reduce the address calcu-
lation overheads or the memory accesses, therefore improving performance. Some 
examples of this targeted addressing modes are: 
• M odulo or circular addressing, optimised for handling the data address calcula-
tion in circular buffers. 
• A utoincrement and autodecrement addressing. These addressing modes are usu-
ally implemented in combination with a variety of other ones such as circular 
addressing, with preincrement, with postincrement, etc. 
• Bit reverse addressing, specifically design for the data arrangement that hap-
pens at the beginning or end of the Fast Fourier Transform (FFT) processing 
algorithms. 
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Regardless of the clear advantages that these addressing modes provide to the exe-
cution of signal processing algorithms, probably due to the increasing size of their 
applications, engineers and programmers more and more often rely on high-level 
(C/C++) compilers. These compilers are very limited in their capabilities to spot 
sections of C / C ++ code that can be optimised by the use of these novel addressing 
modes. In fact most often the only way of making use of them is by coding a particular 
routine directly in assembler. 
An example that summarises this mismatch between the hardware and compilers 
can be found in a typical DSP architecture, namely Texas Instrument's 
TI TMS320C54x. After executing a benchmark of 54 DSP routines, the following 
addressing result were obtained: From the 17 different addressing modes (not counting 
register access) available in this architecture, only 6 of them account for 95% of the 
addressing. Interestingly, these 6 addressing modes can be found in desktop and server 
architectures, and they are not targeted to signal processing. In fact, four addressing 
modes found in MIPS architecture account for 70% of the modes. For a detailed 
description of this test and benchmark see [22] and [27]. 
Type and Size of Operands 
Signal processing algorithms are characterised by a predominant use of arithmetic op-
erations and therefore they require a more reduced set of operand types than general-
purpose architectures. Their sizes tend to be smaller and more flexible, being some-
times not a power of 2 (e.g. 24-bit architectures). Often, 16-bits operands are more 
used even in 32-bit architectures. Reduced operand size usually implies an increment 
in code density, something very much looked for in embedded applications. 
Operations for Media and Signal Processing 
Table 3.2 categorises the different operators supported by most instruction set archi-
tectures. 
In many signal and media processing applications, the accuracy is measured by 
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Operator type Examples 
Arithmetic and logical Integer arithmetic and logical operations 
Floating Point 
Data transfer 
Control 
System 
Decimal 
String 
Graphics 
Floating-point operations 
Load-Stores 
Branch, jumps, procedure call and return, traps 
o .S. calls, virtual memory management instructions 
Decimal operations 
String move, compare, search 
Pixel and vertex operations 
Table 3.2: Categories of instruction operators 
human perception (e.g. image and sound quality). In digital control and filtering the 
accuracy depends on many factors (e.g. plant model deficiencies, noise, non-linearities, 
number and word length of the coefficients used in the filter, etc.). Furthermore, the 
sensors' resolution and actuators' accuracy can be seen as disturbances introduced in 
the system. These particular relaxations in the accuracy requirements can be exploited 
to obtain higher performing architectures. For example, signal processing applications 
often run on processors with 32-bit (or even 64-bit) data word, but their precision only 
requires operating on 16-bit or 8-bit integers. In order to avoid wasting resources and 
speeding up the algorithms' execution, these processors tend to implement a number 
of partitioned ALUs (Le. ALUs that can operate on several narrower data items at 
the same time). In that way, a 32-bit partitioned ALU can execute for example four 
8-bit adds on a single clock cycle. These operations are called Single Instruction 
Multiple Data (SIMD) or vector instructions and they will be further explained in 
Section 3.4. Another characteristic particular to these applications (especially in the 
case of digital control) is the use of saturated arithmetic and the possibility of rounding 
the values before being outputted. Due to the intensive use of MAC operations, the 
target kernels of most specialised processors (e.g. DSPs, MCUs) implement a MAC 
instruction. Often, such instructions are executed in specialised hardware (MAC units) 
with a single-cycle execution. 
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Instructions for Control Flow 
Four types of control flow changes can be distinguished, namely conditional branches, 
jumps, procedure calls and procedure returns. Changing the control flow implies cer-
tain overheads that will depend on the architecture. Minimising these overheads and 
enforcing execution predictability is a crucial task in real-time applications. Most of 
the changes in control flow are due to conditional branches, and in many cases the test 
condition is a simple comparison (very often with zero). In order to exploit this fact, 
many architectures implement compare and branch instructions. Another control flow 
structure targeted for the particular characteristics of signal processing algorithms is 
a looping structure often represented by repeat instruction. This assembly instruction 
allows a single instruction or a block of them to be repeated a number of times. Some 
architectures allow them to be nested up to a particular level. A single instruction 
repetition example for Motorola's DSP560000 processor [26] is: 
R.EP #N-l 
MAC XO,YO,A 
and a block repetition example for the Texas Instruments' TMS320 family is: 
R.PTB loop 
loop (last instruction) 
These instructions not only can provide zero-overhead looping but also produce a 
more compact code, both improvements being greatly appreciated when implementing 
embedded real-time applications. 
Encoding an Instruction Set 
Instructions are encoded into a binary representation suitable for their execution in 
the processor. This representation affects not only the size of the compiled program, 
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but also the implementation of the processor, which must decode this representation to 
quickly find the operation and its operators. The encoding will also define the different 
range of addressing modes that can be supported and the degree of independence 
between opcodes and addressing modes. 
There are three main types of instruction encoding: 
1. Variable. This format can support any number of operands. It generally en-
ables the smallest code representation, since unused fields are not included. As 
a drawback, the instruction decoding can become quite complex and make a 
pipelined implementation more difficult. This encoding is used for example in 
the Intel 80x86 architecture. 
2. Fixed. This format always has the same number of operands. It allows a faster 
and easier decoding, and it is used in many RISC architectures like ARM, MIPS, 
PowerPC and SPARC. As a downside, fixed-format representations can increase 
the application code size. 
3. Hybrid. This approach has multiple formats specified by the opcode, adding one 
or two fields to specify the addressing mode and one or two fields to specify the 
operand address. This format is the choice of many architectures targeted to em-
bedded applications for it provides a significant reduction in code size. Examples 
are Thumb, MIPS16 and Texas Instruments' TMS320C54x architectures. 
3.3.2 Memory Hierarchy 
The great performance gap between CPUs and the memories has been exponentially 
growing for the last twenty years. In addition to that, the ever-increasing memory 
space requirements of most software applications (whether embedded, desktop, server, 
etc. ones) led to the design of a hierarchical memory structure. One of the key elements 
in this hierarchy is the cache memory. Instruction caches are widely implemented 
in embedded processing architectures used in real-time applications. The reason is 
the predictability in the code behaviour typical to most signal processing algorithms. 
Cache memory not only improves the performance of the processor (in terms of latency) 
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by reducing the number of accesses to the main memory, but also decreases the power 
consumption [22]. Accessing on-chip memory is much more efficient than it is to 
drive the pins of the chip and the memory buses, activate the external memory chip's 
components and bring the data back to the chip. 
Most general purpose CPU s are based on a pseudo H arvard architecture, which is 
a term applied to machines with a single main memory but with separate instruction 
and data cache. DSP devices on the other hand, usually implement what is called a 
modified H arvard architecture. This architecture implements separated data and ad-
dress bus and distributes the data memory in separate blocks of similar algorithmic 
characteristics. This is a very suitable structure for control and signal processing ap-
plications, allowing simultaneous access to different memory elements (e.g. coefficients 
and variables) which is particularly useful in arithmetic intensive algorithms. 
3.3.3 Parallelism 
A single device can achieve a certain level of parallelism by overlapping the execution of 
two or more instructions, by performing several arithmetic operations simultaneously 
or by issuing a number of instructions on the same clock cycle. These approaches 
can be combined in different ways, obtaining, in the ideal, case a linear increase in 
performance. Sections 3.4 and 3.5 will review the main techniques used to achieve 
parallelism on a single device. 
3.4 Operation-Level Parallelism. 
Single Instruction Multiple Data (SIMD) 
SIMD processing is used to increase the number of operations performed per instruc-
tion [26]. Typically, there are two ways (often combined) of implementing SIMD 
processing: 
Multiple execution units. This approach is based on the replication of certain ex-
ecution units (e.g. ALUs, MACs, Shifters, etc.) to process blocks of data si-
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multaneously, increasing in that way the number of operations performed per 
clock cycle. Multiple data paths are required in order to drive the data from the 
memory to the different execution units. 
Partitioned AL U. Another way to achieve operation-level parallelism is by parti-
tioning the execution units and performing on them multiple operation on smaller 
data sized operands. Figure 3.3 presents an example of partitioned MAC unit. 
In the first case (a) the unit works in full size (one operation is executed), while 
(b) shows the same unit working partitioned (up to four operations can be exe-
cuted simultaneously). Note that only when the ALU works in full size, all its 
logic is used. 
Two 32-bll Word In puis 32-bil Word Input 32-bll Word Input 
<a) (b) 
Figure 3.3: An example of SIMD processing by partitioning the execution units. In 
this example, the execution unit in (a) can be partitioned as in (b) so up to four 8-bit 
operations can be executed simultaneously on two 32-bit word inputs. 
SIMD instructions are actually an abbreviated version of an architecture style 
that has its own compiler technology, namely vector computers. Programmers imple-
menting algorithms on SIMD architcctures face a lack of compiler support for SIMD 
instructions [22J. Normally, in order to take advantage of operation-level parallelism, 
the specific set of SIMD assembly instructions must be explicitly used, since gener-
ally C/C++ compilers are not capable of vectorising the code automatically. SIMD 
processing clearly enhances vector operation performance, but its coding is still not 
straightforward. 
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3.5 Instruction-Level Paralellism (ILP) 
The potential overlap of instructions that certain design techniques provide is called 
instruction-level parallelism (ILP), since the instructions can be evaluated in parallel 
[22J. These techniques will be now briefly described, and classified following a natural 
division between processors, based on the number of instructions that they are able to 
issue during the same clock cycle. In order to understand how ILP can be exploited, 
it is important to understand the following division: The different dependencies that 
exist on a segment of code are exclusive properties of the programme that is being 
executed. On the other hand, how these dependencies are handled (i.e. whether they 
are detected as hazards and whether those hazards actually cause a stall) are strictly 
properties of the pipeline organisation. 
3.5.1 Single-Issue Architectures 
Pipelining 
All processors since about 1985, including those for embedded applications, use pipelin-
ing to overlap the execution of instructions and improve performance. Pipelining takes 
advantage of the parallelism that exists among the actions needed to execute an in-
structions. Today, pipelining is the key implementation technique used to make fast 
CPUs [22J. In a perfect pipeline, the average time per instruction (ATPI) is given by 
Equation 3.4 
ATP! = time per instruction (nonpipeline) 
number of pipeline stages (3.4) 
In the ideal case, the speed increase is equal to the number of pipeline stages. In 
practice, the speed increase will be less because of the overheads in setting up the 
pipeline, the delays in the registers, the non-symmetry of the design, and so on. 
The ideal speedup gained from pipelining can be calculated as: 
d _ average instruction time (nonpipelined) 
speeup- . t t' t' (. I' d) average ms rue 20n 'me p'pe me (3.5) 
However, the pipelining of a processor doesn't come at no cost. There are situa-
tions called hazards, that prevent the next instruction in the instruction stream from 
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executing during its designated clock cycle. Hazards reduce performance from the 
ideal speedup gained by pipelining. There are three classes of hazards [22]: 
1. Structural Hazards that arise from resource conflicts when the hardware cannot 
support all possible combinations of instructions simultaneously in overlapped 
execution. 
2. Data hazards that arise mainly when an instruction depends on the result of 
a previous instruction that is still being processed at certain stage inside the 
pipeline. In complex pipeline architectures, name dependencies can also produce 
data hazards. 
3. Control hazards that arise from the pipelining of branches and other instructions 
that change the programme counter (PC) of a processor. 
Normally pipelined processors implement certain hardware structures to prevent the 
pipeline from stalling, but they don't always succeed. Stalls increase the average 
number of clock cycles required to execute an instruction, thus reducing the processor's 
performance. Careful programming and certain compiler techniques allow the effect 
of these hazards to be reduced. 
3.5.2 Multi-Issue Architectures 
The goal of multi-issue processors is to allow multiple instructions to be issued in a 
clock cycle [22]. These processors can be divided into two basic types: superscalar 
processors and VLIW (very-long-instruction word) processors. The order in which 
the instructions are issued on these processors provides the following classification: 
Statically Scheduled Processor. Also called "in-order execution". The order in 
which the instructions are executed is fixed. It relies on compiler techniques, 
for it is the compiler that decides the execution order of the instructions. On 
some architectures (superscalar) the hardware decides how many instructions 
can be issued simultaneously (dynamic issue capability). For other architectures 
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(VLIW), the compiler is in charge of deciding how many instructions are issued 
at a time (static issue capability). 
Dynamically Scheduled Processor. Also called "out-of-order execution". In this 
scheduling method, the hardware decides "on the fly" which instructions are is-
sued on every clock cycle. It has the traditional benefit of boosting performance 
in case of data hazards, but it also allows the processor to potentially overcome 
the issue restrictions [22J. An extension of this mechanism is the speculative 
dynamic scheduling, where the selected instructions are fetched, issued and exe-
cuted as if the branch prediction module were always correct. It combines three 
key ideas: dynamic branch prediction to choose which instructions to execute, 
speculation to allow the execution of instructions before the control dependen-
cies are resolved, and dynamic scheduling to deal with the scheduling of different 
combinations of basic blocks. 
As mentioned above, VLIW and superscalar implementations are the two major 
multi-issue approaches used by processor designers. Their main difference lies on the 
level of support they require from the compiler. In VLIW architectures, the per-
formance is tightly related to the the compiler's efficiency in optimising parallelism. 
Superscalar architectures in contrast, implement hardware modules in charge of dis-
covering such parallelism among instructions at issue time. Therefore, superscalar 
architectures inherit a certain degree of unpredictability in their instructions' exe-
cution order which is usually unsuitable for real-time applications. Following, both 
implementations are briefly reviewed. 
VLIW 
Each very-long instruction (sometimes called super-instruction) is essentially a con-
centration of several shorter instructions. VLIWs use multiple, independent func-
tional units running in parallel to carry out all the instructions packed on the super-
instruction on a single cycle. Generally, most VLIW architectures support SIMD 
operations. This means that in the same way that a VLIW instruction can execute 
several instructions in parallel, each of these parallel instructions can execute a number 
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of arithmetic operations simultaneously. Figure 3.4 depicts the simultaneous issue of 
four instructions, each one being capable of executing n arithmetic operations . 
•• ------<One VLlW Instructlon-----_.. 
Instruction 4 
--
--
--
--
--
--
--,.-
I 
Figure 3.4: A typical structure and execution of a four-issue VLIW instruction. AO 
stands for arithmetic operation. 
In an ideal case, an M-issue VLIW architecture with a maximum of n arithmetic 
operation per instruction is capable of executing up to M . n arithmetic operations 
simultaneously. 
VLIW processors rely entirely on the compiler to achieve good execution perfor-
mance. They have static-issue capabilities because the compiler is in charge of deciding 
how many instructions are issued at a time (from 0 to M on a M-issue processor). 
They are statically scheduled architectures since the order of execution is determined 
at compilation time (i.e. first Instruction 1, then 2, then 3, and then 4 in the example 
shown in Figure 3.4). The main advantages that this compiler based execution offers 
are in terms of hardware reduction and simplicity. 
VLIW implementations are simpler than superscalar ones. Just as RISC architec-
tures permit simpler, cheaper high-performance implementations than CISC architec-
tures, some VLIW architectures can be simpler and cheaper than RISC architectures 
because of hardware simplifications [47]. 
Some examples of VLIW architectures targeted for signal processing are Texas 
Instruments' TMS320C62x family, Adelante's Saturn DSP Core and Philips' TriMedia. 
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Superscalar 
Superscalar processing is another technique for increasing the instruction rate of a 
processor by exploiting instruction level parallelism. They all implement a hardware 
module in charge of deciding how many instructions can be executed for every partic-
ular clock cycle. As mentioned at the beginning of this section, these processors can 
be classified as statically scheduled (if the order of execution is fixed at compilation 
time), or dynamically scheduled (if the execution order is decided "on the fly" by the 
hardware). In superscalar architectures, multiple execution units are provided and 
several instructions may be issued to the units for concurrent execution [26]. 
Examples of such architectures can be found in general purpose processors like 
Pentium III/4, MIPS RlOK, Alpha 21264, and Analog Devices' TigerSHARC DSP. 
3.6 Devices and Architectures for Digital Control 
The implementation of digital signal processing algorithms in real-time requires both 
hardware and software clements[26]. The software may be written in assembly lan-
guage (frequently used in the time-critical segments of the code in order to speed 
up their execution), or high-level language (usually C or C++). The hardware may 
be a single (or an array of) standard microprocessor, DSP chip, microcontroller or 
microprogrammed special purposed architectures. These devices have the following 
characteristics: 
3.6.1 General Purpose Embedded Micro Processor 
These devices are design to support the execution of a wide variety of applications, 
ranging from word processors running on a POA to 3D real-time games running on a 
game console. 
Nowadays many high-end CPU s have been enhanced to increase the speed of com-
putations associated with signal processing tasks. Perhaps the most common modifi-
cation is the addition of SIMO-based instruction set extensions, such as MMX, SSE 
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(Streaming SIMD Extension) and SSE2 for the Pentium, and AltiVec for the PowerPC 
[11]. 
Using this approach, general-purpose processors are often able to achieve perfor-
mances on digital signal processing algorithms that are even better than the fastest 
DSP processors. This surprising result is partly due to the effectiveness of SIMD 
operations, but also because many CPUs operate at extremely high clock speeds. 
Nevertheless, their power consumption, heat dissipation issues, size and external logic 
requirements make them unfit for embedded applications. Furthermore, the super-
scalar architectures and dynamic features common among high-performance CPUs 
can be highly unsuitable for certain real-time applications. 
3.6.2 Digital Signal Processor (DSP) 
DSPs are microprocessors whose design is optimised for digital signal processing -
the mathematical manipulation of digitally represented signals [6]. Architecturally 
they are often quite different from normal microprocessors. Some key features of the 
particularities of their design are: 
• Harvard Architecture. Separate data and address busses are provided to improve 
memory bandwidth by allowing a new instruction to be fetched while simulta-
neously executing the current one. Often, two or more separate banks of data 
memory are implemented, each of which is accessed by its own bus and can be 
read or written on every clock cycle. 
• Deep Pipelining. Normally, DSPs implement a highly pipelined design that leads 
to faster code execution and a more efficient use of the processor resources. 
• Dedicated address generation units. Memory accesses in digital signal process-
ing algorithms tend to exhibit very predictable patterns [11]. Therefore, DSPs 
implement dedicated address generation units that take advantage of this pre-
dictability by supporting specialised addressing modes like circular addressing 
and bit-reversed addressing. 
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• Extended Parallelism - SIMD, VLIW and superscalar processing. The trend in 
DSP architecture design is to increase both the number of instructions executed 
in each cycle and the number of operations performed per instruction to en-
hance performance ([35], [28]). In newer DSP architectures, parallel processing 
techniques such as SIMD, VLIW and static superscalar, are extensively used to 
achieve increased computational performance [26]. The main characteristics of 
these techniques were reviewed in Section 3.3.3. 
• Special instructions dedicated to digital signal processing. An optimised hardware 
architecture must be supported by a particular set of instructions that take 
advantage of the new design features. The benefits of these special instructions 
can be twofold: they lead to more compact code that takes up less space in 
memory, and they lead to an increase in the execution speed of digital signal 
processing algorithms. 
• Specialised ALU. As shown before, in order to make real-time signal processing 
feasible, DSPs require special ALU architectures. They normally implement 
optimised MAC units and support SIMD operations. Fixed-point arithmetic is 
widely implemented while certain families include optimised floating-point units. 
• Efficient looping, low interrupt overheads, dedicated Input/Output (serial or 
parallel interfaces)[6]. 
Since their introduction in the early 1980s, DSPs have grown substantially in com-
plexity and sophistication to enhance their capabilities and range of applicability. For 
convenience, DSP processors can be divided into two broad categories [26]: 
• General-purpose DSPs. They are basically high speed microprocessors with 
hardware architectures and instruction sets optimised for digital signals pro-
cessing operations. 
• Special-purpose DSPs. They are tailored to execute specific digital signal pro-
cessing algorithms, for example FIR filters, or for the efficient execution of some 
application-dependent operations. 
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In wide bandwidth applications where the input/output data rates are high, most 
general-purpose DSPs cannot perform the required computations fast enough and 
special-purpose DSPs are sought. Furthermore, for a given applications, most general-
purpose DSPs contain many on-chip resources that are either redundant or under-
utilised. On the other hand, special-purpose DSPs offer speed but lack the flexibility 
of general-purpose DSPs. In general, if a single-chip special-purpose DSP exists for 
a particular task, it is the preferred option because it has lower gate count, does 
not require knowledge of assembly language and does not have problems of software 
debugging. 
There are a number of reasons why DSPs are still the solution of choice for many 
applications. Although other types of processors may provide similar (or better) exe-
cution speed for some demanding real-time applications, DSPs often provide a better 
mixture of performance, power consumption, and price than the rest of off-the-shelf 
devices. Another key advantage is the availability of DSP-specific development tools 
and off-the-shelf DSP software components. 
3.6.3 Microcontroller Unit (MeU) 
MCUs are systems that can operate on their own in a stand-alone fashion offering 
an inexpensive low power embedded control and interfacing solution with reasonable 
performance. Its design emphasises self-sufficiency and cost-effectiveness, in contrast 
to a general-purpose microprocessor. They include all the necessary components of 
a complete computer system on a single chip (e.g. clock system, CPU, RAM mem-
ory, programmable input/output ports) and some specific components like AD/DA 
converters, timer/counters and some sort of non-volatile memory for program storage 
(e.g. FLASH). The instruction set of MCUs are in general more restricted than in em-
bedded off-the-shelf microprocessors and memory may often be quite limited. Usually 
micro controllers are offered as a family, different members of the family having extra 
in-built facilities [12J and varying their key parameters (e.g. program memory, SRAM, 
I/O pins, etc). Traditionally, 8-bit families have dominated the market, based on well 
known and reliable 8-bit processor architectures such as Intel's 8051 [37], Zilog's Z80 
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[52J and Motorola's 68HC08. However, depending on the application and the bud-
get 16-bit families are preferred. New technologies and applications had led to the 
development of new 32-bit families, based on modern 32-bit RISe processors. Perfor-
mancewise, a MCU is limited by the speed of its CPU, its (usually) shared internal 
bus (von-Neumann architecture), its register file size and its ALU capabilities amongst 
others. It is important to notice that such devices are usually intended as control logic 
in low-power and/or device interfacing applications. Therefore, they are usually not 
an option in case of real-time requirements at high sample rates. 
Texas Instrument's MSP430 family [29J is a current good example that summarises 
the above described MCU characteristics. Its ultra-Iow-power consumption architec-
ture is intended for battery-based use. It implements a single cycle 16-bit RISC epu 
with a reduced instruction set of 27 instruction on a von-Neumann architecture. Its 
design includes specific components like AD /DA converters, comparators, operational 
amplifiers, SRAM and FLASH amongst others. The MSP430 family consist of around 
60 devices ranging in price approximately from $0.5 to $10 (for a suggested 1,000 parts 
resale in US, 2004). Its key applications are: utility metering, portable instrumenta-
tion and intelligent sensing. 
3.6.4 Application Specific Processor 
In almost any application, special-purpose processors provide better performance that 
general architectures. Their fit-to-purpose architecture tends to balance the perfor-
mance and constraints required in their particular field. By exploring the particular 
arithmetic and computational needs of the algorithm to be implemented on them, they 
can match its structure and not the other way round, implementing only the resources 
that such algorithms require. 
On the other hand, application specific architectures are not free of drawbacks. 
One is the time required to design, develop and test the processor's hardware and 
its software tools. Another is the risk of developing an overspecialised architecture. 
However, once a suitable application specific processor is developed it is likely to deliver 
significantly better performance (for a particular type of application) than any other 
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architecture. 
3.7 Summary 
This chapter reviewed the main numerical and implementation requirements common 
to digital signal processing algorithms. The major embedded processing architectures 
used for executing such algorithms were presented and their advantages and short-
comings were identified. In order to understand the architectural decisions taken in 
the design of the application specific processor presented in Chapter 5 a background 
knowledge in computer architecture for signal processing was provided. Next, the key 
points introduced in this chapter are summarised. 
Implementation requirements 
• Arithmetic characteristics. Ceratin arithmetic characteristics were found com-
mon to most digital signal processing implementations, that led to the following 
conclusions: 1) The arithmetic unit must be able to execute at least one MAC in-
struction per clock cycle. 2) The arithmetic format to be used for implementing 
the coefficients and internal variables is one of the basic implementation decision 
for it will have an impact in the design speed, sample rates, precision, signal to 
noise ratio (SNR), etc. 3) If variables are represented in fixed-point format, sat-
uration logic must be implemented at the controller's output and the variables 
should be extended with a number of overflow bits. 
• I/O Ports. I/O Ports provide a means of exchanging data with external de-
vices. The use of standard communication channels (e.g. AMBA, UART, USB, 
etc.) assure seamless SoC connectivity since they are supported by most ma-
jor vendors. AD /DA conversion is very often required and if supported by the 
processing architecture it could improve performance and minimise the external 
logic requirements. 
• Embedded architecture for real-time performance. In the embedded space, real-
time performance for digital signal processing requires an optimised architecture 
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different from the one found in general purpose processors. This architecture 
should implement a very high bandwidth memory system that supports several 
memory accesses per clock cycle and optimised data paths for intensive arith-
metic operations' execution. Unit replication, if implemented, can lead into 
parallel execution of instructions. The execution overheads must be reduced to 
improve sample-rates and the design must praise predictability. 
Hardware Architecture for Signal Processing 
The following list summarises those characteristics expected to be found in a real-
time signal processing architecture: 
• Instruction Set Architecture. Storage type based on a register-to-register (Ioad-
store) architecture. Support for addressing modes like displacement, immediate 
and register indirect. A reduction in the specialised DSP addressing modes due to 
the programmer's increasing rely on compilers. Overflow detection (in the case 
of fixed-point arithmetic) and saturation logic should be implemented. Basic 
operations usually supported: load, store, add, subtract, move register,register 
and shift. MAC operations must be supported and optimised through specialised 
MAC units. Loop overheads should be optimised. Instruction Set preferred 
encoding: variable length for improving code size, or fixed length for improving 
performance. It is important to remark the lack of compilers' support for vector 
instructions and specialised addressing modes. 
• Implementations. Harvard Architecture for simultaneous access to data and 
code. M ul tiple on-chip memory blocks or registers to store internal variables 
and coefficients. Pipelined architecture with single-cycle MAC instruction. 
• Parallelism. Single Issue architectures: Pipelining and SIMD. Multi-Issue archi-
tectures: VLIW and superscalar. VLIW architectures provide poor code density 
and rely on the compiler and the programmer to obtain a reasonable increase in 
the performance with respect to the single-issue counterpart. Superscalar archi-
tectures on the other hand are too demanding in terms of gates and power and 
introduce a certain level of unpredictability in the algorithm execution. 
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An important point to remember is the big gap between the hardware and the 
software generated by the compiler. 
Therefore, it can be concluded that in the particular field of digital control and 
filtering, it would be highly desirable to have a hardware architecture optimised for 
real-time control and supported by software tools that efficiently translated the desired 
control algorithm into the processors' native language, using all the resources that this 
processing architecture could offer. 
Devices and Architectures 
• General Purpose Microprocessors. They are powerful and fast, and recently their 
architecture has been enriched with signal processing capabilities. However, their 
size, power consumption and generality makes them unsuitable for embedded 
applications. 
• MCUs. They are a single-chip solution primarily targeted to provide low power, 
inexpensive, programable logic control and interfacing to external devices. They 
usually incorporate a simplified CPU with a reduced fit-to-purpose instruction 
set, memory, programable input/output ports, timers/counters, AD/DC con-
verters and serial units. They fulfil the embedded requirements but their archi-
tecture is not designed for high demanding real-time performance. 
• DSPs. They are usually the architecture of choice in high-performance digital 
signal processing applications because they offer the best balance between perfor-
mance, size and power consumption among the traditional off-the-shelf devices. 
However, their designs are growing in complexity and generality, increasing their 
size and power consumption. Compilers don't usually generate an assembly code 
that make the most of these new architectural improvements. As real-time ap-
plications increasingly demand more computational power and higher sampling 
rates, most DSPs still require handwritten assembler routines in order to meet 
the required performance. 
• Application Specific Processors. If they exist for a given application, these tar-
geted architectures usually offer the best performance and most efficient resource 
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utilisation. If they don't exist and must be created from scratch, their design, 
development and testing time must be considered as time-to-market may be sig-
nificantly delayed (depending on the complexity of the required architecture). 
However, very high-performance applications may only be feasibly addressed by 
means of targeted architectures. 
Chapter 4 
Delta Formulation and 
Floating-Point Implementation 
4.1 Introduction and Objectives of the Chapter 
Controller formulations based on the a-operator are acknowledged to overcome, in 
many cases, the numerical problems that the shift operator introduces when imple-
mented with finite word length precision. The numerical benefits of the delta formu-
lation also reduce the dynamic range of the control coefficients allowing them to be 
represented with a smaller number of bits. Nevertheless, its use within the control and 
signal processing community is rare and often its existence is unknown. Furthermore, 
there is a minimal amount of literature available that covers the delta formulation, its 
teaching is uncommon and even control and signal processing related software tools 
such as MATLAB don't implement it. 
Floating-point architectures provide wider dynamic ranges and higher accuracy 
levels than their fixed-point counterparts, at the cost of more complex hardware im-
plementations. This added complexity implies bigger silicon area, more power con-
sumption and slower clock rates (for a given implementation technology). Although the 
IEEE 754 Standard format is one of the most widely used binary floating-point sys-
tems, in many applications its dynamic range and accuracy are not required. In 
those cases, an arithmetic unit based on a shorter word length floating-point archi-
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tecture would balance complexity, speed and performance, providing a well-suited 
fit-to-purpose solution. 
This chapter will present the foundations of the o-operator canonic representation, 
which combined with a reduced word length floating-point formulation will lead to 
the design of the numerically robust and highly optimised arithmetic unit architecture 
presented in Chapter 5. 
The objectives of the chapter are to: 
• Present the o-operator state-space canonic and modified formulation, whose nu-
merical properties are essential to validate the use of reduced word length floating-
point coefficients. 
• Obtain a custom floating-point representation that can lead to a fit-to-purpose 
arithmetic unit architecture tailored for real-time embedded control. 
• Analyse the floating-point formulation used in the implementation of the rCSP's 
arithmetic unit. 
4.2 Delta-based State-Space Formulation 
In this section the structure and equations of the canonic and modified canonic delta 
form shall be derived from a general transfer function in 'Y, the Delta-Transform vari-
able (see Appendix F). 
4.2.1 Canonic Delta Structure 
Let F('Y) be a general transfer function expressed in negative powers of 'Y. 
b -m + b (-m+l) + + b -I + b F('Y) = m'Y m-I'Y ... n 0 
an'Y n + an-1'Y( n+1} + ... + an 1 + ao (4.1) 
Without loosing generality two assumptions are made: 
1. ao = 1 (i.e. equivalent to divide numerator and denominator byao). 
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2. m = n = max{n,m} 
In order to avoid the use of double indexing, numerator and denominator order 
will be equalised so m = n = max{n,m} (i.e. equivalent to include some extra 
null coefficients). 
Then, Equation (4.1) can be expressed as: 
b -n + b (-nH) + + b -I + b F('Y) = n'Y n-n ... I'Y a 
an'Y n + an_n(-nH) + ... + an 1+1 (4.2) 
The transfer function in Equation (4.2) can be represented as 
(4.3) 
leading to the decomposition 
Y("() = bn'Y-n + bn_I'Y(-nH) + ... + bl'Y- I + ba 
H("() 1 (4.4) 
H('Y) 1 
U('Y) = an'Y-n + an_l'Y(-n+l) + ... + al'Y- I + 1 (4.5) 
Reordering terms in Equations (4.4) and (4.5) it can be readily seen that 
Y('Y) = bn'Y-nH('Y) +bn_d-nH)H('Y)+ ... +bl'Y-IH('Y) +baH("() (4.6) 
H("() = U('Y) - an'Y-nH("() - an_I'Y(-nH)H("() - ... - an-IH(,,() (4.7) 
The following coefficients' substitution will lead to a simplified analysis: 
b; = b.-HI ,i=1,2, ... n 
a~ _ an-i+l , i = 1,2, ... n 
(4.8) 
(4.9) 
This is equivalent to transpose the coefficients (so, for instance bi == bn, b~ == bn- I or 
b~ == bl), thus naturally operating with a transposed set of state variables. In that way, 
the final state space representation is directly obtained from the following analysis. 
Otherwise, the resultant state space formulation should be transposed at the end in 
order to obtain a more suitable set of real-time implementation equations. 
Substituting the new coefficients into Equations (4.6) and (4.7) leads to the con-
struction of the delta canonical block diagram shown in Figure 4.1. From this figure 
the relation between contiguous state variables is calculated as: 
(4.10) 
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b, ~--------------------------------__ , 
b'o }---------------l 
b', ~------l 
}--~ _ _( .• " )+-_______ -.l 
'-----{ 0', j..----------------------' 
Figure 4.1: Canonical Delta Form block diagram 
therefore 
(4.11) 
As demonstrated in [39J, for null initial conditions it is possible to move from the 
Delta-Transform domain to the delta form of difference equations just by replacing 'Y 
with 0 (and vice versa). Thus, 'Y and /j are linked in the same way that z and q are. 
This substitution is applied in Equation (4.11) to calculate the state variables discrete 
evolution in terms of the o-operator: 
oXi[kJ = xi+1[kJ , i = 1,2, '" n (4.12) 
and applying the delta operator as defined in Equation (2.8) 
xi[k + 1J = xi[kJ + xi+l[kJ , i = 1,2, .. , n (4.13) 
For clarity, Xn+l is rename as h (since Xi will represent the state variables). Then 
and therefore 
xn[k + 1J = xn[kJ + h[kJ (4.14) 
From the block diagram in Figure (4.1) it can be readily seen that 
n 
h[kJ = u[kJ - L a;xi ( 4.15) 
i=l 
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From Equations (4.13), (4.14) and (4.15) the following state equations are obtained: 
xI[k+1] = xI[k] + x2[k] (4.16) 
x2[k + 1] = x2[k] + xa[k] (4.17) 
= (4.18) 
xn_l[k+1] = xn_l[k] + xn[k] (4.19) 
n-I 
xn[k + 1] = (1 - a~)xn[k] - L a;xi + u[k] (4.20) 
i=l 
In the same way y[k] can be obtained from Figure 4.1 by noticing that: 
n 
y[k] = boho[k] + L b;Xi (4.21) 
i=l 
and then substituting Equation (4.15) into Equation (4.21), leading to the expression: 
n n 
y[k] = bou[k]- bo L a:xi + L b;Xi 
i=l i=l 
Finally, reordering terms y[k] can be expressed as: 
n 
y[k] = bou[k] + L(b: - boaDxi (4.22) 
i=l 
Thus, the following canonic delta state space representation of the initial transfer 
function is obtained by expressing Equations (4.16) to (4.20) and Equation (4.22) in 
a matrix formulation and restoring the initial set of coefficients {ai, bi}: 
XI 1 1 0 0 XI 0 
X2 0 X2 0 
= 0 0 0 + 0 uk(4.23) 
1 1 
Xn -an -an-l -a2 (1 - al) Xn 1 k+J k 
XI 
X2 
Yk = ( bn - anbolbn_1 - an-Ibol·· .1·. ·Ibl - albo ) + bo ' Uk (4.24) 
Xn k 
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4.2.2 Modified Canonic Delta Structure 
In this section, the canonical delta block diagram shown in Figure 4.1 shall be modified, 
reallocating the denominator's coefficients into the delta path and correcting accord-
ingly the numerator's coefficients, thus obtaining a better scaled set of coefficients. 
This reduces the dynamic range that needs to be supported by the floating-point sys-
tem in order to represent the different coefficients, thus leading to a smaller word 
length arithmetic representation. The reason is that the original denominator coeffi-
cients {a;} in the canonic form are of the order T; (where T is the sample period), 
and therefore they are progressively small as i increases. On the other hand, if these 
coefficients are moved into the forward path, the new set of reallocated coefficients 
{qn} become of order T. Further details can be found in Appendix F. 
The reallocation of coefficients into the delta path is exemplified in Figure 4.2. As 
can be readily seen, the reallocation of the denominator's coefficient a; has an imme-
diate effect on the system that should be compensated by replacing coefficient b: with 
(bUa;) == Pi' In the same way, the next denominator coefficient (a:_1) that is moved 
into the delta path should be also compensated, becoming (a:_tla;) == qi-l' Note that 
qi represents a number (and therefore it does not represent the shift operator). In this 
chapter the shift operator is not used. Note also that the shift operator would not be 
indexed. 
Po p, 
Figure 4.2: Reallocation example of coefficients into the delta path 
By iterating this process throughout the whole set of denominator's coefficients 
the block diagram for the transfer function F(-y) in Modified Canonic Delta form is 
obtained (see Figure 4.3). 
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p, ~--------------~ 
1--------------------------' X,(y), x,«1 
Figure 4.3: Block diagram representation of F( I) in Modified Canonic Delta Form 
Analysing two contiguous state variables: 
(4.25) 
so 
(4.26) 
which in the o-operator form can be expressed as 
(4.27) 
Applying the definition of the o-operator to Equation (4.27) leads to the general dis-
crete expression of the state variables: 
x;[k + 1J = xi[kJ + qiXi+l[kJ ,i = 1,2, .. , n 
For the particular case of xn[k + 1J (renaming again xn+l as h): 
xn[k + 1J = xn[kJ + qnh[kJ 
where h[kJ can be obtained as: 
n 
h[kJ = u[kJ - .E Xi 
i=l 
From Equations (4.28) to (4.30) the following state equations are obtained: 
x,[k + 1J = x'[kJ + qlx2[kJ 
x2[k + 1J = x2[kJ + q2X3[kJ 
(4.28) 
( 4.29) 
(4.30) 
(4.31) 
(4.32) 
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= (4.33) 
xn-dk + 1J = xn-dkJ + qn-lxn[kJ (4.34) 
n-I 
xn[k + 1J = (1 - qn)xn[kJ - qn L Xi + qnu[kJ (4.35) 
i=l 
In the same way, y[kJ can be obtained from Figure 4.3, noticing that 
n 
y[kJ = Poh[kJ + LP'x, (4.36) 
Substituting Equation (4.30) into Equation (4.36) 
n n 
y[kJ = pou[kJ - Po L X, + L PiX, 
i=l i=l 
and reordering terms, the state equation of the output is obtained: 
n 
y[kJ = L(P, - Po)x, + Pou[kJ (4.37) 
i=l 
Finally, representing in a matrix formulation the previously obtained state equations 
and output the modified canonic state space representation in delta is obtained: 
XI 1 ql 0 0 XI 0 
X2 0 1 q2 0 X2 0 
= 0 + 0 Uk (4.38) 
0 0 1 qn-I 
Xn HI -qn -qn -qn (1 - qn) Xn k qn 
XI 
X2 
Yk = ( PI - Polp2 - Pol .. ·1 .. ·IPn - Po ) + PO' Uk (4.39) 
Xn 
k 
where 
b~ bn- i+1 
Pi = a~ = an-Hl 'Vi = 1,2, ... ,n 
a~ an-i+l qi = -,-=--
ai+1 an-i 
'Vi = 1,2, ... ,n-1 
Po = bo 
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4.2.3 Real-time Implementation 
The real-time equations derived from the modified canonic delta formulation of an 
n-th order SISO controller are presented next, embedded in a typical DSP and MCU 
control loop implementation. 
cl = pl - pO; c2 = p2 - pO; .. , cn = pn - pO; 
vhile (control_loop_enabled) { 
} 
II Reading input u[k] 
u = readlnput(l); 
II Action y[k] calculation and outputting 
y = cl*xl + c2*x2 + ... + cn*xn + pO*U; 
sendAction(y) ; 
II Calculating the contribution of the X[k] for xn[k+l] 
xn_t = xn - qn*xl - qn*x2 - ... - qn*xn; 
II Updating the state variables X[k+l] 
xl = xl + qhx2; 
x2 = x2 + q2*x3; 
II Wait for synchronisation 
waitSynch(s_time); 
As can be appreciated, the canonic component (1 - qn) is decomposed in order to 
calculate xn[k + 1J. This prevents unevenly distributed quantisation errors affecting 
the steady-state response of the system. The reason is that since qn == an tend to 
zero as the sample rate increases (see Appendix F), the factor (1 - qn) would tend to 
one. As the Section 4.3 will show, in sort word length floating-point formulations the 
difference between the maximum quantisation error in the vicinity of zero and in the 
vicinity of one could be relevant enough not to be neglected. 
rCSP-based control implementations present an optimised structure of the previ-
ously presented control loop. As Chapter 5 will show, the rCSP eliminates any loop 
overhead, branching or function call. In the same way, its architecture provides a single 
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cycle instruction for outputting the data (in either digital of modulated form), and it 
does not implement a readlnput function nor instruction since the sampling process 
and the digital data access is performed in parallel with the control loop execution. 
Therefore, sampled and digital data is accessed and processed at the same time in a 
single cycle arithmetic instruction. 
4.3 Reduced Word Length Floating-Point Imple-
mentations 
Floating-point numbers are digital representations of a finite subset of the real num-
bers. The range of representable numbers that a particular floating-point system 
offers is directly related to its word length. Within this range only a small proportion 
of numbers are accurately represented, the rest being approximated by the nearest 
number in the subset. In general, a real number (vr ) can be approximated by a 
floating-point number (v) as: 
(4.40) 
where m is regarded as significant or mantissa, b is the base or the radix, and e is 
the exponent [26]. Normally, in engineering systems the selected base is 2. There are 
different ways of calculating the decimal value of a floating-point number, depending 
on the way the mantissa and exponent are defined. Often, the exponent is an unsigned 
integer biased by certain amount, being able in that way to represent negative numbers 
without using two's complement. This means that a fixed value is subtracted from 
the exponent field to get the true exponent value. Thus, a floating-point number (v) 
with its exponent biased by a fixed amount (bias) can be represented as: 
v = m . 2e- bias = m . 2be (4.41) 
where be is the biased exponent. The mantissa can be expressed in two's complement 
or with a separate sign bit and usually is normalised to be between 0 and 1. In addition, 
floating-point representations often include the special values +00, -00 (positive and 
negative infinity), and NaN ('Not a Number'). Infinities are used when results are too 
large to be represented, and NaNs indicate an invalid operation or undefined result. 
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One of the most widely used binary floating-point systems is the IEEE 754 Standard 
[22J. lit its single precision representations (see Figure 4.4),8 bits are used for encoding 
the exponent, 23 bits for encoding the mantissa and the most significant bit is used as 
sign bit. The decimal value of a normalised IEEE floating-point number is given by 
Equation (4.42) [26J 
v = (-1)'(1. F)2e- 127 ( 4.42) 
where F is the mantissa in 2's complement binary fraction represented by bits 0 to 
22, the exponent is biased 127 units and the sign bit s is 0 for positive numbers and 
-1 for negative ones. 
8 bits 
• • 
mantissa 
23 bits 
32 bits • 
Figure 4.4: IEEE single precision floating-point representation 
Although a floating-point representation provides in general much wider dynamic 
range and precision than a fixed-point one, its resolution is not evenly distributed 
along the whole range of numbers that can be represented (see Figure 4.5). This fact, 
generally disregarded when using a standard IEEE representation, can become an is-
sue in shorter word length floating-point formulations. Digital controllers formulated 
with a-operator usually have most of their coefficients in the vicinity of zero, while 
coefficients greater than one are mainly used for representing gains. This suggests 
that decreasing the range of representable numbers while concentrating the resolution 
around zero would produce a numerically valid floating-point formulation that would 
lead to a simpler, smaller and faster fit-to-purpose arithmetic unit architecture. Thus, 
in many control applications, especially if the controller is formulated in the delta 
form, the 32 bits control coefficients' word length required by the IEEE 754 Stan-
dard floating-point representation is not only unnecessary but also a source of extra 
hardware complexity and computational overheads. 
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o 0.125 0.25 0.5 
11111'"1"'1 
0,625 0.75 0.875 
...... "ti""~f----'z-''--_-<o}-____ ..::.2''' ____ _ 
Figure 4.5: Resolution of a 7-bit (rCSP) floating-point formulation for the interval 
vE [O,IJ 
4.3.1 Floating-point formulation of the rCSP processor 
The rCSP's arithmetic unit architecture is described in detail in Chapter 5, but a 
summary of the coefficient's representation in the processor's arithmetic unit stan-
dard configuration (see Figure 5.3) is provided in Table 4.1. In general, the range of 
mantissa, exponent, and bias exponent can be calculated as: 
m E [_2ml- 1, 2ml - 1 - lJ 
e E [0,2,1 - 1 J 
be E [-bias, (2,1 - 1) - biasJ 
and the range of representable numbers can be expressed as: 
Parameter Length (bits) Encoding 
mantissa (m) (ml) = 6 Two's complement 
exponent (e) (el) = 5 Unsigned integer 
COEFFICIENT 11 Custom floating-point 
Table 4.1: Coefficients' parameters in the rCSP's standard configuration 
(4.43) 
(4.44) 
(4.45) 
(4.46) 
Standard bias definitions usually focus on providing a wide range of representable 
numbers. However, as stated before, delta formulated controllers tend to have most 
of their coefficients in the vicinity of zero. In order to concentrate the resolution 
distribution around zero while allowing for significantly greater than unity gains, an 
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alternative bias is needed. The following bias definition 
bias = 2,1 - 2 (4.47) 
provides a biased exponent (be) range of: 
be E [-bias, 1J (4.48) 
Thus, the rCSP's standard configuration provides the following ranges for the coeffi-
cient's parameters: 
with a range of numbers 
m E [-32,31J 
e E [0,31J 
be E [-30,lJ 
v E [-64,62J 
(4.49) 
(4.50) 
(4.51) 
(4.52) 
that allows to represent gains significantly bigger than one, yet concentrating the 
resolution around zero. This higher resolution around zero is graphically depicted in 
Figure 4.6, which shows that 91% of the coefficients that are representable between 0 
and 1 are located in the range v E [0,0.1). This is an important result, since most of 
the coefficients (in a delta formulation) tend to move towards zero as the sample rates 
increase (see Appendix F). 
Range· [0.9,1) 
Elements -4 
1% 
Figure 4.6: Graphical representation of the resolution distribution for v E [0, 1J 
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If Vr is a real number as defined in Equation (4.40) and v is the approximated 
floating-point number as defined in Equation (4.41), then the maximum quantisation 
error can be calculated as: 
() (m + 1) ·2
be 
- m· 2be 2be- 1 Resolution error v = = = -----:::--2 2 (4.53) 
for m E [2ml- 2, 2ml- 1 - 1]. The quantisation error percentage only depends on the 
mantissa as the following equation shows: 
error(v) 1 
%error(v) = b ( ) ·100% = ·100 
m·2 e +errorv 2m+1 
(4.54) 
Therefore, the maximum quantisation error percentage is found when m = 2ml-2, and 
its value is: 
1 
errormax% = 2ml 1 + 1 ·100% (4.55) 
which for the rCSP's standard arithmetic unit configuration corresponds to: 
1 
errormax% = 26 1 + 1 ·100% = 3.03% (4.56) 
4.4 Summary 
The first section of this chapter introduced a state-space controller formulation based 
on the cl-operator, which is numerically more robust than the traditional shift-operator 
formulation, especially at high-sample rates, hence being particularly suitable for real-
time systems, especially in its modified canonic form. The well-scaled nature of its 
coefficients allows them to be represented using a short word length floating-point for-
mulation, opening the possibility of more efficient arithmetic units for control that are 
smaller in size and power consumption, yet high in performance. 
Afterwards, the basics of floating-point representation were introduced, analysing 
its short word length numerical properties. The numerical characteristics of the 
rCSP's standard arithmetic unit configuration were then obtained. 
This chapter demonstrated the feasibility of a targeted arithmetic unit design with 
a reduced word length floating-point representation. Such arithmetic unit would be es-
pecially tailored for embedded real-time oversampled systems since its size, complexity 
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and power consumption would be decreased (essential for embedded systems) but its 
fit-to-purpose design would allow a high-performance arithmetic execution (essential 
for demanding real-time systems). 
The floating-point formulation used in the rCSP processor for representing the 
coefficients (see Chapter 5) is based on the results of this chapter. 
Chapter 5 
Reconfigurable Control System 
Processor (rCSP) Architecture 
5.1 Introduction and objectives of the chapter 
Application Specific Processors (ASP) are specialised architectures able to perform a 
particular set of tasks more efficiently than common general purpose devices. Such 
tasks must be carefully defined since overspecialisation (i.e. an over-restricted appli-
cation's scope) will lead to the design of an architecture which lacks the flexibility to 
cover a wide range of applications with similar (but not equal) characteristics. On the 
other hand, an excess in generality will inherit some of the drawbacks typical to general 
devices. As it has been shown in Section 3.6, there is a number of off-the-shelf archi-
tectures already available in the market that are commonly used for real-time control 
and/or signal processing. However, these architectures present certain drawbacks such 
as an excess of generality (that makes them unsuitable for example for resource-aware 
embedded applications) or a performance level insufficient to address real-time appli-
cations with high sample rates. 
The rCSP philosophy differs in several aspects from them. First, its architec-
ture doesn't come from a simplification of an embedded CPU or any other device. It 
comes from the analysis of the requirements found in control and signal processing 
algorithms optimised for execution under real-time performance in embedded devices. 
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Then, the general structure of such algorithms has been mapped into hardware. This 
approach has been used recently by the digital signal processing industry for increas-
ing the performance of particular algorithms, resulting in efficient but too specialised 
solutions (e.g. FFT processors and HR filters) . In fact, the rCSP could be related 
to the application specific DSP families, although its architectural philosophy as a 
reconfigurable soft IP core, its design methodology and software tools, and its seam-
less System-on-Chip integration make it significantly different from its DSP relatives. 
Thus, the application specific processor described in this chapter combines the efficient 
execution of targeted architectures with the flexibility of programmable and reconfig-
urable architectures, offering a fit-to-purpose yet flexible solution to the problem of 
real-time embedded control implementations. Due to the processor's customisable ar-
chitecture, its standard configuration will be used in this chapter to describe its design 
and implementation. 
The objectives of this chapter are to: 
• Introduce the rCSP processor as a reconfigurable fit-to-purpose processor for 
high-performance real-time embedded control applications. 
• Give a detailed description of the processor's instruction set architecture. 
• Provide an in-depth overview of the different processor's functional modules and 
how are they implemented. 
• Cover the pipeline and data path structure of the processor, enumerating the 
possible pipeline hazards and how are they addressed in hardware. 
• Describe how to interface with the processor through its integrated Advanced 
Microcontroller Bus Architecture (AM BA) interface. 
• Present the analogue-to-digital and digital-to-analogue conversion units inte-
grated into the processor's core. 
• Show how to configure the rCSP's architecture. 
• Briefly describe the possibility of building multi-rCSP parallel architecturcs. 
• Provide speed and complexity figures for the processor's implementation. 
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5.2 Architecture I: Overview 
The rCSP is a five stage pipelined reconfigurable state-space processor with a re-
duced and optimised fixed-length RISC like 32-bit(l) instruction set architecture. All 
its instructions are executed in a single clock cycle (including MAC operations), its 
hardware being in charge of handling all the possible pipeline hazards produced by 
instruction dependencies. It implements a modified Harvard architecture with four 
different register banks for variables and coefficients, and a separate memory bank 
for instructions. The rCSP architecture is optimised for real-time embedded MIMO 
control law execution and digital filtering, covering both LTI and LTV systems. The 
latter is addressed by means of its built-in real-time adaptation capabilities. In order to 
get the highest performance without relying on the particular hardware and program-
ming skills of the engineer, its design allows a fully predictable execution, implements 
reduced and specialised instruction set architecture, allows seamless communication 
with other digital modules and integrates AD /DA converter logic on a single chip. Its 
design (developed as a soft IP core in VHDL) synthesises for both FPGA and ASIC 
technologies and is not restricted to a particular vendor. This is particularly useful 
in the case of FPGA implementations, where the design can take advantage of the 
constant improvements in this semiconductor technology, with the added advantage 
of its reconfigurability, fast prototyping and straight-forward final implementation. 
Specially designed for the embedded space, its architecture is reconfigurable to match 
the particular application's requirements. This allows no waste of hardware resources 
(e.g. memory, gates, routing space) and therefore a lower power consumption. The 
processor can be reprogrammed in real-time by other devices, a feature that proves to 
be useful, for example in fault tolerant architectures. The processor can also run in 
fault detection mode where a known control law is executed and compared against a 
known correct output. This mode can be used for instance at booting time to check 
the processor's integrity in particularly hazardous environments. The rCSP's outputs 
can be transferred to another digital module and/or as a modulated action to analogue 
actuators. Input signals can be brought into the processor either as digital inputs or 
132-hit instruction size corresponds to the default standard configuration. Reconfigurability can 
optimise the instruction size according to the memory allocation requirement. 
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analogue signals. The communication with external modules is accomplished through 
its built-in Advanced Microcontroller Bus Architecture (AMBA) interface. Through 
this interface the rCSP can be commanded, remotely debugged, monitored in real-
time, its coefficients adapted, and it can exchange data with a variety of modules (e.g. 
embedded processors). 
In conclusion, the processor's instruction set and architecture is tailored to address 
real-time embedded control applications with high sample rates. Its scalable design 
evolved from the analysis of the particular requirements found in digital control ap-
plications (see Section 3.2) its main characteristics being summarised in Table 5.1. 
real-time embedded scalability Characteristic 
space 
Optimised data path for signal processing 
One cycle instruction execution 
One cycle MAC instruction execution 
Predictability in the execution 
Reduced instruction set optimised for control 
Integrated AD jDA logic 
Seamless interfacing with external devices 
Reprogrammable in real-time 
Reconfigurable architecture 
Scalable architecture 
Scalable architecture 
Table 5.1: Summary of digital control requirements covered by the rCSP processor 
5.3 Architecture II: Instruction Set Architecture 
As stated before, the instruction set architecture refers to the portion of the processor 
visible to the programmer or compiler writer. In the case of the rCSP, the pro-
grammer doesn't need to get concerned with the processors' programming language 
because its cross-compiler (rcspcc. m) accepts control systems descriptions and equa-
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tions as source code. The software tools that allow the automation of the system's 
programming as well as the methodology and design flow will be explained in Chapter 
7. 
5.3.1 Instruction Set and Instruction Encoding 
The rCSP is an application specific processor targeted towards an effective execution 
of embedded real-time control, digital filtering and basic signal processing algorithms. 
Such algorithms consist generally of a piece of code executed endlessly within a loop. 
The general structure of this code can be divided in three parts: data acquisition, data 
processing and data outputting. The data processing is the most time consuming 
section of the algorithm, involving mainly intensive arithmetic processing and data 
transfers. Therefore the instructions and addressing modes required for coding this 
section must be highly optimised. As indicated in Section 3.2, this type of arithmetic 
processing typical to matrix-based signal processing algorithms can be implemented 
by means of multiplications and additions. It was also seen that the combination of 
these two operations into a single one (the MAC operation), is the most effective way 
of expressing such matrix-based real-time equations. 
Since the processor is targeted towards the embedded space, size and power con-
sumption must be balanced with performance. The instruction set and the instruction 
encoding can help to achieve such balance. In first place, a reduced instruction set 
decreases the logic required for handling and executing the instructions. If only fit-to-
purpose instructions are implemented, a significant reduction in size can be obtained. 
In second place (as seen in Section 3.3.1), the instruction encoding directly affects 
parameters such as decoding speed and size. 
As a result of the previous considerations, the instruction set of the rCSP has 
been designed as a compact fit-to-purpose ten instruction set (see Table 5.2) with 
single-cycle execution. 
The way in which these instructions cover the general structure of the code executed 
within the loop is described next. The data processing is covered by six arithmetic 
instructions (including a MAC instruction) and the data outputting is assured by 
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Instruction Usage Meaning Type 
ADD SUM d,sl,s2 [dJ~[sIJ+[s2J Arithmetic 
SUB SUB d,sl,s2 [dJ~[s2J-[sIJ Arithmetic 
MUL MUL d,a,sl [dJ~[aJ·[slJ Arithmetic 
MAC MAC d,a,sl,s2 [dJ~[aJ·[sIJ+[s2J Arithmetic 
MACSAT MACSAT d,a,sl,s2 [dJ~SAT([aJ ·[sl J+[s2]) Arithmetic 
SGINV SGINV d [dJ~ -[dJ Arithmetic 
LD LD sl,s2 [s1J~[s2J Register Transfer 
WRITE WRITE ij,sl,s2 Outputi ~[slJ Data Transfer 
Outputj -[s2J 
WRDGT WRDGT i,sl Digital Out; ~[s1J Data Transfer 
WRPWM WRPWM i,sl Analogue Out; ~[slJ Data Transfer 
NOP NOPn No Operation (n cycles) Control 
Table 5.2: rCSP Instruction Set, meaning and usage 
three different write instructions. However, there is no explicit instruction for reading 
the input data from an external device. The reason is that both the input buffer 
and the sampling units are addressable in the same way as the rest of the memory-
based modules, having their own memory address space and therefore being accessible 
directly as an instruction operand. The benefit is threefold: First, the instruction set is 
smaller, and so is the size of the design and its complexity. Second, the loop overhead 
is reduced by one instruction per input read. Third, memory space is saved since there 
is no need to copy the data stored in the input module to the main variables' memory. 
It can be seen that there is no unconditional jump instruction available to perform 
the looping. The reason is that the rCSP has an internal register that is preloaded 
at booting time with the number of instructions involved in the loop. In this way, 
a dedicated part of the design is in charge of calculating the address of the next 
instruction to be fetched and setting the PC to zero when the last instruction of the 
algorithm is reached. This provides a zero overhead looping mechanism and decreases 
the instruction set size. 
The rCSP uses fixed instruction encoding for fast and easy decoding (see Figure 
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5.1). All instructions have the same length. The number of operands per instruction 
varies from zero to four, but their size and positions are constant. The operands (in 
most cases) must be seen as pointers. They contain the address of the variable or 
coefficient they refer to. These operands can be identified in Table 5.2 by the notation 
[operand] and should be read as "the value stored in the address op " , or in C language 
notation as "*operand". The write instructions however, are represented in a slightly 
different way. They are in charge of transferring data from a data memory bank 
to a number of (analogue and/or digital) output buffers (see Section 5.4.5). Figure 
5.2 shows the encoding and meaning of the opcodes and operands for the different 
rCSP instructions. 
~_~ 0 
lope I Opt I Op2 I 0p3 I 0p4 I 
I I I I 
4..tHt I 7·blt I 7-bit I 7..tHt I 7·blt 
{ " 
... ; 
32·blllnstructlon 
Figure 5.1: rCSP General Instruction Encoding. ope stands for opcode and Op 
stands for operand 
The instruction WRITE i,j,sl, s2 transfers the values stored in addresses sl and 
s2, to the ith and ph digital and analogue output buffers respectively. To transfer 
data only to digital output buffers the instruction W RDGT i, j, s 1, s2 is used. In 
the same way if only data transfers towards analogue output buffers are required the 
W RPW M i, j, sl, s2 instruction should be used. 
31 .. 28 0 31.,2a 0 
MAC 10000 I Dst CIf Stvl stv2j WRITE 0101 I I Stvl I Stv2 I 
MUL I 0001 I Dst CIf SIYI WRDGT 0110 I I Stvl I Stv2 I 
ADD I 0010 I Dst Slvl Stv2 WRPWM 0111 I I Stvl I SW2 I 
SUB I 0011 I Dst Stvl stv2 NOP 1000 I n I 
SGINV I 0100 I Dst LD 1001 I Ost I Stv1 I . I 
Figure 5.2: rCSP Instruction Set Encoding 
The NOP (Not·Operation) instruction produces a number of idle cycles (see Figure 
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5.2 for the encoding) and flushes the pipeline. Therefore, the maximum number of idle 
(or wait) cycles depends on the rCSP configuration, which determines the instruction 
word length. In the case depicted in Figure 5.2, the limit of idle cycles is 227 - 1. This 
instruction can be used for synchronising the algorithms execution in case of multi-
rCSP designs or to accommodate a particular rCSP 's external clock oscillator. 
5.3.2 Storage Type 
As stated in Chapter 3, the internal storage type is one of the most basic differen-
tiations among different processor architectures. The rCSP implements a modified 
version of the Register-Register architecture class. The traditional Register-Register 
architecture can be found in many RISC processors and DSPs (e.g. Alpha, Trimedia 
TM5200, ARM, MIPS, PowerPC, SPARC). The difference with all these implemen-
tations is that rCSP's register structure is generated and managed by the compiler 
and it doesn't change during the algorithm's execution. Therefore, there is no need 
for LOAD/STORE operations and the data can be accessed by its static address. 
This is possible due to the predictability in the algorithm's code execution and to the 
processor's targeted design. 
This storage scheme has some important advantages: 
• It doesn't require data address calculations, avoiding wasting extra registers and 
saving clock cycles. 
• It doesn't require external memory accesses. 
• It doesn't require LOAD /STORE operations to fetch the data, speeding up the 
algorithm execution. 
• It produces clear and compact code. 
5.3.3 Memory Addressing 
Support for different memory addressing modes come at the cost of design complexity 
and therefore size and power consumption. Properly choosing the supported address-
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ing modes will result in a smaller, faster and less power consuming processor. 
In the design of the rCSP, the computational requirements involving control law ex-
ecution and signal processing were analysed, the memory structure redesign to supply 
the AU with the required bandwidth and the addressing modes consequently tailored. 
As a consequence of this analysis, only one addressing mode was implemented: Reg-
ister. 
Table 5.3: Addressing modes supported by rCSP. 
Mode Example Instruction Meaning 
Register MAC y,al,xl,x2 REG[yJ+-REG[alJ*REG[xlJ+REG[x2J 
A wide variety of addressing modes can be found in DSP architectures, although 
as DSP programmers migrate towards larger programs they become more attracted to 
compilers [22J and as it was previously exposed, compilers are not yet able to map the 
particularities of certain algorithms into most of these specialised addressing modes. 
On the contrary, the rCSP implements only one but fit-to-purpose addressing mode. 
rCSP's Internal Data Memory Map 
The Internal memory map refers to the data addresses used by the compiler to place 
the different variables, inputs, targets and coefficients into their particular memory 
modules. Since there is no jump instruction, the code address is not relevant for the 
programmer. The rCSP's internal memory map is static after configuration. 
The processor's modified Harvard architecture not only separates data anc:lcode 
address busses, but also splits the data between different modules, each module con-
taining data of the same type. In that way, different data types can be accessed 
simultaneously while avoiding the waste of memory that would mean storing them all 
together on the same memory bank. Table 5.4 shows the internal memory map of 
the processor. Two different space addressed are provided. The first one is used for 
addressing static data (Le. coefficients) while the second one is used for addressing 
variables, inputs and targets. From a control algorithm point of view, one address 
space is used for the coefficients' matrices (A,B,F,G) while the other deals with the 
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state variables, inputs and references. 
As through all the chapter, the following values are related to the processor's 
standard configuration. 
Internal address 
00 - 15 
16 - 31 
32 - 127 
Variables 
I-MOD 
TGT-MOD 
STV-MOD 
Internal address Coefficients 
00 - 127 CFF-MOD 
Table 5.4: rCSP's internal data memory map. 
5.3.4 Type and Size of Operands 
The type of the operands is known by the instruction handler, immediately after 
decoding the instruction's opcode. They are tailored for the particular requirements 
of real-time digital signal processing control algorithms, and therefore, in contrast to 
desktop and general DSP architectures, they don't need to be restricted to the typical 
set of operands (e.g. character, integer, single-precision floating point, etc.). Their 
sizes are also neither standard nor fixed before compilation. In fact, the size of the 
different operands can be manually chosen during the rCSP's configuration process. 
Usually, coefficients can have wide dynamic range and therefore they are more 
suitably represented in floating-point format. The use of the delta operator reduces 
the coefficients' sensitivity [12), allowing the use of shorter word-lengths in the coeffi-
cients'representation. Figure 5.3{a) shows the format of the rCSP's coefficients. The 
exponent (which is represented as an unsigned integer) is biased to be in the range 
of [+6, -25). This reduces the range of gains greater than unity that can be repre-
sented, concentrating the maximum floating-point resolution around zero (see Chapter 
4) where real-time controllers and filters based on the a-operator tend to placed most of 
their coefficients. The mantissa (represented in two's complement) is also normalised 
to be in the range [-1,1). Thus, the value of the coefficients can be calculated as: 
C f f = mantissa . 2(exponent-25) 
25 (5.1) 
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A more compact expression is: 
C f! = mantissa . 2(exponent-30) (5.2) 
The dynamic range of the state variables of a controller or filter can be reduced 
by the scaling properties of the modified canonic delta form (see Section 4.2.2). This 
allows the use of fixed-point format representation for the state variables. Figure 
5.3{b) shows how these variables are internally represented. 
mantissa exp 
~cr:IiTIj 
Ovf Integer Decimal 
," I 11 I I iI I I I 11 I J 11 I I 11 I 11 "l 
bft: 12-bft : 12-bft : 6-b~ I 5-bft I 
11-bit FP 
Sign bit 
(a) Coe "/e/ents 
27-bit Rxod Poilft 
Signbll 
(b) Variables 
Figure 5.3: Digital representation of coefficients and variables. Dv! represents the 
overflow bits in the fixed-point representation. exp represents the exponent of the 
floating-point representation. 
The rCSP implements three different types of operands (see Table 5.5). Each type 
is stored in a separate register bank of tailored word length, thereby improving the 
data access and avoiding memory storage overheads. 
Operand name Type Size Resolution Range 
State Variable Fixed Point 27-bit 2-12 [_211,211 - IJ 
Coefficient Floating Point ll-bit ~ 3%* [-64,62J 
I/O Fixed Point 12-bit Integer [_211,211_1J 
Table 5.5: Operands types supported by the rCSP. 
Section 4.3 provided a detailed explanation about the floating-point formulation 
used to represent the rCSP's coefficients and their resolution. Due to the uneven 
distribution of the floating-point numbers, the resolution (*) presented in Table 5.5 
represents the worse case scenario. The three guard bits introduced in the state variable 
type extends the range within these variables can operate to [_214, 214 -1 J. The input 
signals can be brought into the rCSP in two different ways, namely as a digital signal 
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or as a signal to be sampled. In both cases, the result is a l2-bit signal (In[ll .. OJ) as 
shown in Figure 5.4. Once an input signal is accessed during the algorithm execution, 
its value is mapped into the structure shown in Figure 5.3(b) to be used as a variable 
(V[26 .. 0J). The mapping is done as follows: 
1. V[lLO] <- 0 (fractional part equals zero). 
2. V[23 .. l2] <- In[lLO] (integer part transfer). 
3. V[26 .. 24] <- In[ll] (sign extension for two's complement arithmetic). 
As explained in Section 3.2.2, overflow bits are a necessity in most digital signal 
processing applications whose variables are represented in fixed-point format. Due 
to the two's complement arithmetic format of the variables, the sign is extended to 
the overflow bits. The fractional (or underflow) bits of the variables, allows for a 
precision of 2-n where n is the number of fractional bits provided (12 in the standard 
configuration of the rCSP). 
Integer 
Figure 5.4: Digital representation of the input values 
5.3.5 Operations in the Instruction Set 
Table 5.6 categorises the different operators supported by most instruction set archi-
tectures, indicating which ones are supported by the rCSP architecture. As can be 
seen, only a subset of them are implemented, for the reasons explained in the previous 
sections. 
As Section 3.4 presented, many signal processing applications running on standard 
processors can benefit by the use of SIMD operations on a partitioned ALU. Due to the 
targeted architecture of the rCSP, the type and size of the operands are optimised so 
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Table 5.6: Categories of instruction operators 
Operand type Instructions 
.( Integer Arithmetic SUM, SUB 
.( Floating Point MAC, MUL 
.( Saturated Arithmetic SUM, SUB, MAC, MUL 
.( Single Cycle MAC MAC 
.( Data transfer WRITE, WRDGT, WRPWM 
Control Only NOP 
X System ~(Operating System) 
X Decimal No need for it 
X String Operand type not implemented 
X Graphics Operand type not implemented 
the AU is working at full size throughout the whole algorithm execution and therefore 
no SIMD instructions can be executed with a single arithmetic unit. This is no draw-
back, it simply means that the AU is well sized and fit-to-purpose. On the other hand, 
the replication of execution units (typical to SIMD and multi-issue architectures) will 
imply the replication of the memory banks, leading to an implementation almost as 
expensive (in logic gates) as two rCSP processors placed in parallel, yet offering less 
flexibility. 
Section 5.7 will show an alternative to SIMD and VLIW, based on multi-rCSP par-
allel architectures. 
5.4 Implementation 
The processor's implementation is optimised towards system integration, fit-to-purpose 
arithmetic execution and embedded real-time control, filtering and signal processing 
operations. 
Figure 5.5 shows a top-level view of the processor's architecture, and Figure 5.6 
provides an external view where its input/output signals are grouped by functionality. 
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Figure 5.5: rCSP's internal design overview 
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The main functional groups of the processor's internal architecture are listed and 
briefly described next. 
• Memory storage and management system. It comprises all the storage units 
for instructions, data memory and internal registers, with their particular con-
trollogic and their management system (MMU). The Coefficient Module (CFF-
MOD) stores and manages the algorithm's coefficients, which are periodically 
updated without interfering with the current algorithm execution. The State 
Variables Module (STV-MOD) stores the state variables, outputs and all inter-
mediate variables used in the algorithm. It is designed to be externally monitored 
at any moment in parallel with the algorithm execution. Such algorithm is stored 
in the Control Law Module (CL-MOD) which also generates and manages the 
programme counter (PC) logic. The Input Module (I-MOD) stores and manages 
the digital input values and the analogue sampled ones. It includes successive 
approximation register (SAR) units and external address generation unit fully 
integrated with the algorithm's execution, providing a minimal logic solution 
for interfacing analogue signals. This module can be externally accessed as a 
memory mapped unit, allowing other devices such (e.g. an embedded CPU) to 
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access the most recently updated sensors' signals. The Target Module (TGT-
MOD) stores and manages the control and filter targets, set up for a particular 
moment or control scenario. The Internal Register File (INT-REGS) stores the 
main parameters of the rCSP as well as some real-time execution information 
that can be accessed from outside for monitoring and debugging purposes. 
• Input/Output Units. Two types of converter units are in charge of connecting the 
processor with the analogue world, namely SAR units and pulse width modulation 
(PWM) units. Digital input and output ports are also available. The number 
and size of all these units and ports are adjustable to the particular requirements 
of each application. Section 5.4.5 will describe in detail these units and their 
associated modules. 
• AMBA interfacing. The Advanced Microcontroller Bus Architecture (AM BA) 
specification defines an on-chip communications standard for designing high-
performance embedded microcontrollers [4J. The Advanced Peripheral Bus (APB) 
is part of the AM BA hierarchy of busses and is optimised for minimal power con-
sumption and reduced interface complexity. The Advanced High-performance 
Bus (ARB) is a new generation of AMBA bus which is intended to address the 
requirements of high-performance synthesisable designs. It sits above the APB 
and implements the features required for high-performance, high clock frequency 
systems. The integration of an AMBA Slave Interface into the rCSP architec-
ture opens a standard communication interface with other processors and exter-
nal units. Through this interface, the rCSP is commanded, programmed and 
debugged, the control coefficients adapted and the state variables monitored. An 
APB slave interface is integrated in the processor's core. The reason is threefold: 
its design simplicity, its acceptance as one of the industry standards and its per-
fect suitability to the rCSP's requirements. An ARB adapter is also provided 
to extend the processor's connectivity. 
• Five stage hybrid unit. This unit controls the dataflow across the processor, and 
executes the required arithmetic operations. It comprises the following modules. 
The Instruction Handler (IH) which is in charge of receiving and decoding one 
instruction per clock cycle, provided the processor is not in stand-by mode. 
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The Interlocking module (IL-MOO) whose mission is to bring the processor into 
the right state by executing the high-level commands sent through the AMBA 
Interface. And finally, the Arithmetic Unit (AU) which is optimised for executing 
MAC operations in one clock cycle. Its architecture is not standard, but tailored 
for performance and space in embedded real-time applications. In order to do 
so, it uses hybrid arithmetic, where the coefficients are represented in floating-
point format and the internal variables in fixed-point format. 
In order to be able to properly transfer modulated outputs to analogue actuators the 
implementation is divided in two different clock domains. The first one (core clock) 
runs at the maximum speed allowed by the design's slowest path, and is directly related 
to the maximum sampling frequency achievable by the system. The second one (pwm 
core), runs at the maximum speed allowed by PWM unit and the device technology. 
In this way, the modulated outputs can be updated at much higher rates, therefore 
keeping up with the sampling frequencies. These clock domains will be described in 
more detail in Section 5.4.5. 
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Figure 5.6: rCSP's pinning overview 
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5.4.1 Memory System 
The rCSP implements a modified Harvard (bus) architecture where the data memory 
is distributed in separate blocks (a structure more suitable for control and signal 
processing applications) that can be accessed concurrently. 
All the data are stored on-chip in different modules, depending on their types. 
Their location is determined during compilation and doesn't change once the processor 
is running. Therefore, the data can be seen as stored in separated register banks, with 
independent access to the AU (see Figure 5.7). 
MMU MMU 
S2 
~-----------------'SN1~AU 
CFF 
Figure 5.7: rCSP Register-Register storage architecture 
There are four separate register banks. The reasons are threefold: First, the arith-
metic unit (AU) can process up to four operands at a time. Second, allocating different 
data types in different register blocks allows the word length of each block to be ad-
justed avoiding a waste of storage space. Third, this separation of data makes decoding 
easier and faster, and prevents undesired memory access overlapping. Since the exe-
cution of the program is fully predictable, and the memory is on-chip SRAM, there is 
no need for including any level of cache. 
Most of the data modules need to be directly accessed from outside of the proces-
sor. This allows, for instance, the state variables and the sampled sensor inputs to be 
monitored in real-time, the coefficients to be adapted or the control law to be repro-
grammed. In order to achieve this without interfering with the algorithm execution, 
direct memory access (DMA) is available to most of the processor's memory-based 
modules through its AM BA interface. 
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Two different memory models are used throughout the whole design: 
Single port SRAM block. For modules that don't require multiple read access on 
the same cycle (CL-MOD and CFF-MOD). 
Dual Port SRAM block with read/write protection. This architecture allows 
a read from two memory locations and a write in one memory location in the 
same clock cycle. In the case that the same address is used to read and write, the 
data to be written is stored, registered and sent to the output in the next cycle, 
so no performance penalty nor data corruption occurs. The implementation is 
shown in Figure 5.8. This memory model is especially suitable for control and 
signal processing where MAC operations are extensively used. 
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Figure 5.8: Dual port memory's internal design 
In summary, the memory system has the following characteristics: 
• Implemented using on-chip SRAM embedded memory. This provides a single 
cycle data access and a low power memory storage. 
• Separate Memory Banks for different data types. 
• Based on Single and Dual-Port modules. 
• Read/Write operation allowed on the same clock cycle on the same address. 
• DMA available for most of the memory-based modules. 
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Memory Mapping Unit (MMU) 
Once the instruction's opcode is identified by the Instruction Handler (IH), a set of 
signals is prepared to drive the instruction's execution. The first step is to generate 
the proper read and write addresses to be sent to the different memory modules. 
Table 5.4 showed the address spaces used by the rCSP's cross-compiler for managing 
coefficients, variables, inputs and targets. The addresses of these elements are encoded 
in the different operands of an instruction. 
The task of the rCSP's MMU is to translate the virtual addresses referred in the 
operands into the actual address of a particular module where the data is stored. 
Although this conversion could be done locally on each module, the implementation 
of a MMU provides a more efficient and centralised solution. In that way for example, 
if new modules were to be added to the processor's core, a new entrance in the MMU 
table would be sufficient to make such modules operational. Figure 5.9 depicts the 
MMU functional unit in relation with other modules. 
Cl-MOD IH 
Q·MOD 
,---Conlrol[5 .. 0'1----r _--l""'........, /~m.llcunn 
AU 
ROUTal 
Figure 5.9: rCSP dataflow with MMU 
Adaptation and the CFF-MOD 
In many applications it is required to be able to adapt the algorithm's coefficients 
in real-time depending on certain conditions. The rCSP provides an easy way to 
externally implement adaptation by means of high-level commands (sce Section 5.5 
and Chapter 6) that can be received through its AMBA interface. 
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When a set of new coefficients is ready, the rCSP is informed through its Interlock-
ing Module (IL-MOD). While the coefficients start arriving it is important that the 
current algorithm's execution is not disrupted. In order to do so, a set of two memory 
banks are provided. In that way, one of them can hold the currently used coefficients 
while the other one can load the new ones. Then, after a synchronisation signal arrives 
(i.e. the PC has reached the last instruction of the algorithm) the CFF-MOD out-
put will be swapped from the current active memory bank to the one that holds the 
new set of coefficients. The management of the coefficient banks (swapping, writing, 
enabling, etc.) is done by a state machine embedded in the CFF-MOD. Figure 5.10 
shows the internal architecture of the CFF-MOD. 
CFF-MOD 
State Maci1ine 
, .. -.• -.. 
Figure 5.10: CFF-MOD internal architecture 
5.4.2 Arithmetic Unit 
Due to the nature of the control and digital signal processing algorithms, the arithmetic 
unit is optimised towards fast single-cycle execution of MAC operations. It accepts 
three inputs (one coefficient and two state variables) and generates one output (see 
Figure 5.11). 
In order to get a good balance between speed, accuracy, power consumption and 
size a hybrid approach has been used (see Section 5.3.4), where the coefficients enter 
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QUT[26 .. 01_ 
Figure 5.11: Arithmetic Unit port scheme 
the AU in floating point format, while the state variables enter in fixed-point format. 
By introducing a pipeline into the AU unit (which is the system's critical path) the 
speed increased almost by a factor of 2, but an instruction dependency issue arises 
as a side effect. In order to solve that issue, two Forward-Path levels have been 
implemented (see Figure 5.12), allowing a stall-free execution of linear control and 
filtering algorithms. The following section describes in detail the different pipeline 
hazards that can arise during the execution of an algorithm and how they are solved. 
S2 12._ .. -'°1# .... 1 
S1126_"0""11 rt-~ 1-+-----+1 /--;,L--, 
CFF 110_ ..°";)+-+1"''---'>1 I-d->( 27 }-:,.u-l-~OUT 126 .. 01 
Figure 5.12: Arithmetic Unit Pipelining 
5.4.3 Pipelining and Datapath 
As mentioned previously, the reSP's architecture is based on a modified Harvard ar-
chitecture (separated data and address bus). The processor has five stage of pipe lining, 
allowing a fast execution and an effective use of the processor resources. Table 5.7 de-
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scribes the different stages of the processor's pipeline during the execution of different 
instructions. The different pipeline stages correspond with the following operations: 
1. Instruction Fetch. The Program Counter (PC) requests the next instruction to 
be executed to the Control Law Module (CL-MOD) where the programme is 
stored. 
2. Instruction Decoding. The new instruction released from the CL-MOD arrives 
into the Instruction Handler (IH). Then, the instruction's opcode is decoded 
and the control signals are generated. The Memory Management Unit (MMU) 
receives relevant information from the IH and generates the proper address sig-
nals for the different address busses. At the end of this stage, all the addresses 
and control signals are stable on their busses. 
3. Memory Read and first MAC stage (MUL). Data is retrieved from the different 
memory units and reaches the Arithmetic Unit (AU). Three operands (one coef-
ficient and two state variables) are the numerical input to the A U. The control 
signals generated by the decoding of the instruction in stage two define the op-
eration to be executed. In case of instruction dependencies, control signals will 
lead the proper data to the AU through a series of forward paths. At the end 
of this stage, the multiplication between the coefficient's mantissa and the first 
state variable is executed and its result is stable. 
4. Second MAC stage (Shifting and SUM). Data is ready. The result from the 
multiplication in the previous stage is shifted by the coefficient's exponent and 
its result added to the second state variable. At the end of this stage, the 
arithmetic operation's result is stable. 
5. Memory Write. If the executed instruction was arithmetic, its result is written 
into the State Variable Module (STV-MOD). 
Pipeline Hazards 
Section 3.5.1 showed how pipelining allows the execution speed of a processor to be 
increased by overlapping the execution of several instructions. This powerful technique 
Chapter 5: rCSP Architecture 98 
Table 5 7· rCSP pipeline 
Instruction Stage 1 Stage 2 Stage 3 Stage 4 Stage 5 
Instr. i FETCH OEC READ-MUL SHIFT-SUM WRITE 
Instr. i+1 FETCH DEC READ-MUL SHIFT-SUM 
Instr. i+2 FETCH OEC READ-MUL 
Instr. i+3 FETCH OEC 
Instr. i+4 FETCH 
nevertheless can cause problems when for example dependencies exist between the data 
processed by some of the overlapping instructions. These situations are solved in some 
cases directly by the hardware, in other cases by the compiler and ultimately some 
times by the programmer with careful coding. In the case of the rCSP processor, its 
hardware is in charge of handling such issues. 
As can be seen, due to the Harvard architecture of the processor it is possible to 
fetch a new instruction while performing simultaneously a data memory access. How-
ever, a closer observation of Table 5.7 shows that, at the end of the 5-cycle execution 
of an arithmetic instruction, there is a potential hazard in the data module, in case 
instruction i tried to write into the same address that instruction i+2 reads from. 
This case is solved in hardware, with a memory design that allows two reads and one 
write to be performed simultaneously, even to the same address. 
Time In CIoc* Cycles (CC) 
cc, CC3 
Figure 5.13: Pipeline hazards due to instruction dependency. IM stands for Instruction 
Memory while OM stands for Data Memory 
Chapter 5: rCSP Architecture 99 
A pipeline stage has been placed in the AU, which unsurprisingly determines the 
minimum clock cycle length of the design. Although this technique successfully in-
creases the design speed by almost a factor of two, it also introduces two pipeline 
hazards due to instruction dependencies (see Figure 5.13). The first hazard happens 
when an instruction (e.g. instruction i+2), tries to read from the memory the result 
of an instruction executed two cycles before (e.g. instruction i). The problem is that 
instruction i is at stage 5 of execution (i.e. writing the result into the memory), so the 
value is not ready to be read. This case is solved in hardware by the introduction of 
an external forward path (see Figure 5.12) that forwards the result obtained at stage 
4 (SHIFT-SUM) of instruction i into the stage 3 (READ-MUL) of instruction i+2. 
The second hazard occurs when an instruction (e.g. instruction i+ 1) tries to read 
from the memory an operand that will be used in stage 4 (SHIFT-SUM) and that 
it is the result of the previously executed instruction (e.g. instruction i). Again, the 
problem is that instruction i is at stage 5 of execution (i.e. writing the result into the 
memory), so the value is not ready to be read. This case is also solved in hardware 
by the inclusion of an internal forward path (see Figure 5.12) that forwards the result 
obtained at stage 4 (SHIFT-SUM) of instruction i into the stage 4 (SHIFT-SUM) of 
instruction i+l. Figure 5.14 shows how the data is forwarded in the pipeline in the 
previous cases, avoiding the introduction of any idle cycle. 
Time In CIo(:t( Cycles (CC) 
cc. 
SUM u.u1.u2 OM 
MACy.c1,s1.\,!. 
MAC y.c2,ll,l 
Figure 5.14: Data forwarding through different pipeline stages. DM stands for Data 
Memory 
There is the possibility of a third pipeline hazard that happens when an instruction 
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(e.g. instruction i+1), tries to read from the memory an operand that will be used 
in this very stage (stage 3, SHIFT-SUM) and that it is the result of the previously 
executed instruction (e.g. instruction i). In this particular case, the hardware detects 
the hazard, and it has no other alternative but to introduce an idle cycle to allow 
instruction i+ 1 to finish its execution. Obviously there is no path available to forward 
the result of instruction i into the stage 3 (READ-MUL) of instruction i+1, simply 
because this result is under calculation at this particular cycle. 
Typically this hazard happens when trying to concatenate two multiplications when 
the result of the first one is used by the second one. This can be represented in a block 
diagram as a chain of gains (see Figure 5.15). 
GAIN A GAINS 
Figure 5.15: Chain of gains leading to a pipeline hazard 
This pipeline hazard can be avoided in two ways: 
1. To substitute the two gains (GAIN A, GAIN B) by a single one 
GAIN C= GAIN A· GAIN B 
2. To use one of them as pre-gain of a block and the other one as post-gain as 
shown in Figure 5.16. 
If more than two gains are concatenated, then a combination of the previous actions 
may be required. However, as mentioned before, if this hazard is found, the hardware 
takes care of handling it by including idle cycles in the execution. 
5.4.4 Internal Registers 
The rCSP posseses a number of internal registers that are enumerated and described 
in Table 5.8. 
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Figure 5.16: Pre and post-gain configuration that avoids the third pipeline hazard 
Register Description 
PC Max Value Holds the algorithm's length minus one 
(control's loop maximum PC value) 
PWM Shift Enables or disables the self adjusting of the PWM output 
for negative values 
PC Holds the current programme counter (PC) value 
Loop Number Stores the number of control loops executed since the 
last RESET command (CMD_RSr) was sent to the rCSP. 
Status Summarises important execution parameters. 
Self Test Mode If enabled, the processor stops outputting values 
to external actuators and systems and enters in self testing 
mode. 
Table 5.8: rCSP's internal registers' description 
The structure of the internal registers, their access type (i.e. [R]ead and/or [W]rite) 
and their AMBA address are shown in Figure 5.17. 
The Status Register summarises important execution parameters that can be ex-
ternally accessed in order to monitor the processor's status. Table 5.9 describes these 
parameters presented with the nomenclature used in Figure 5.17. 
The Error State is used to provide information in case an error is found (see 
Table 5.10). These errors cannot happen in normal circumstances where the provided 
software tools automatically generate the rCSP's code. However, it can be useful for 
debugging in case of new features are included in the processor's core. 
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Figure 5.17: rCSP's Internal registers 
Bits Code Description 
[2 .. 0] ST rCSP's Current State (see Section 5.5) 
[4 .. 3] ERR Error State (see below) 
[5] ePC If 1 the PC is enabled 
[6] eIH If 1 the IH is enabled 
[7] eP If 1 the PWM Shift is enabled 
[8] TM If 1 the Self Test Mode is active 
Table 5.9: Status registers description 
5.4.5 I/O Modules 
The rCSP includes a number of I/O units to send output signals to other digital and 
analogue components. In its standard configuration, the rCSP integrates four 12-
bit Pulse Width Modulation (PWM) units for digital-to-analogue conversion purposes 
and can concurrently process up to four analogue external signals with the help of 
the SAR units included in the I-MOD. More analogue signals can be brought into the 
rCSP processor by the use of 4 inputs 1 output analogue multiplexors (see Figure 
5.18). 
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Error Code Description 
OxO NO ERROR 
Ox1 Interlocking State Error 
Ox2 Unknown Instruction's Opcode 
Ox3 Wrong Operand's Address 
Table 5.10: Error State description 
Input Module (I-MOD) 
The input module (I-MOD) can be configured to work in digital and analogue environ-
ments. Very often, control and filtering applications although implemented in digital 
devices receive analogue input signals, typically in the form of a current or voltage 
proportional to certain sensor reading. In order to work with these signals, a digital 
processor must receive them converted into a suitable digital representation. This con-
version, can be done by analogue to digital converters (ADCs). They are a little more 
complicated that other peripherals because additional control is necessary to start the 
conversion and to indicate that the process is completed [12J. They can be external to 
the processor or integrated in the same silicon area, although this option can seriously 
increase the price of the processor since the fabrication of mixed analogue-digital de-
vices is generally much higher than the digital ones. Another drawback of this solution 
is the lack of flexibility and waste of silicon area and resources, since a fixed number 
of ADC units are included in the silicon from fabrication. 
Two important ideas in the design of the rCSP were reconfigurability, performance 
and low cost. Therefore, a different approach was taken in order to interact with the 
analogue world. The decision was to implement all the digital logic required in the 
conversion process (SAR units, control and address generation logic) on-chip, while 
relying on a minimum amount of analogue logic external to the processor. The ad-
vantage of this design is threefold: First, it reduces to a minimum the external logic 
required in the system. Second, it increases the design flexibility since the number of 
SAR units and external signals can be parameterised and the required logic automat-
ically generated, avoiding wasting resources and saving space and power. Third, the 
conversion process is controlled by the processor hence it is fully integrated with the 
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algorithm execution and processor status. 
With this architecture, the only required external analogue circuitry is one opera-
tional amplifier and one digital-ta-analogue converter (DAC) per input to the rCSP. 
In case that many analogue inputs are present, the use of a number of analogue mul-
tiplexers (A-MUX) would be sensible. Figure 5.18 provides a functional view of the 
I-MOD and the external analogue circuitry required for processing 4 . N analogue in-
puts. The inputs are multiplexed in sets of four inputs per A-MUX. DACs are, in 
general, relatively cheap and simple devices and Successive Approximation Converters 
(SACs) are most commonly used in control [12J and so this implementation scheme 
was chosen. More information and other analogue and digital conversion architectures 
can be found for example in [21J and [41J. 
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Figure 5.18: I-MOD architecture implementing SAR converters 
Of course, the fact that the rCSP includes SAR converters does not prevent its 
use with external ADC units. In fact this option, if available for a particular project, 
could result in an easier implementation, where analogue design problems such as 
SAR-DAC-Operational Amplifiers interfacing could be avoided. 
Many times the processor receives digital information from sensors (digital ones or 
form a ADC) or other digital stages. Figure 5.19 shows a functional diagram of the 
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I-MOD configured for receiving digital inputs. As shown in the figure the inputs can 
be (if chosen) registered. 
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Figure 5.19: I-MOD architecture optimised for digital inputs 
Output Module 
The output module is in charge of sending the value of selected variables or inputs 
outside of the processor to other digital and analogue stages. If the output is a variable 
in fixed-point format, its value is rounded to the nearest integer. A basic scheme 
of a single output block is depicted in Figure 5.20. Each block has the possibility 
to generate a digital output (i.e. to be transfer to another digital stage or to feed 
the input of a DAC) and/or to generate a single bit pulse width modulated (PWM) 
output signal (the pulse width of which is made proportional to the output variable). 
Taking this signal through a low pass filter generates an analogue output. However, 
in applications where the actuator or the plant includes sufficient inductance (e.g the 
coils of a motor or a magnetic levitation vehicle), no extra low pass filter is required. 
PWM generated signals require a modulation frequency much higher than the 
sampling one. Thus, the same clock that drives the processor's core cannot drive the 
PWM units and hence the design needs to be divided into two clock domains. The 
first one (core clock) runs at the maximum speed allowed by the design's slowest path, 
and is directly related to the maximum sampling frequency achievable by the system. 
The second one (pwm clock), runs at the maximum speed allowed by PWM unit and 
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DIgItal 0u1pJt [11 .. 0J 
Figure 5.20: Output block connected to both, digital and analogue ports 
the device technology. In this way, the modulated outputs can be updated at much 
higher rates, therefore keeping up with the sampling frequencies. 
The PWM clock frequency depends on the word length of the digital value to be 
converted. In terms of the sampling frequency (fsampling), the P WM clock frequency 
of an N-bit digital signal is given by Equation (5.3). 
fpWM = 2N • fsampling (5.3) 
The same frequency can be calculated in terms of the rCSP clock frequency, by 
defining first a coefficient (K) that expresses how many times the PWM clock must be 
faster that the rCSP core clock in order to be able to output at the same frequency 
as the sensors are sampled (ideal case). For an algorithm with m instructions, K is 
equal to 
(5.4) 
Finally, Equation (5.5) presents the PWM clock frequency in terms of the rCSP clock 
frequency. 
(5.5) 
Due to its dedicated clock domain the PWM output ratio is not limited by the 
architecture, but by the maximum clock speed allowed by the selected implementation 
technology (FPGA or ASIC). In case the technology imposes lower clock speeds, the 
actual PWM core frequency obtained would be: 
fPWMreal = K' . feore (5.6) 
where K' :5 K. In that case, the number of samples that contributes to a single PWM 
output is given in Equation 5.7 and graphically depicted in Figure 5.21. 
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Figure 5.21: Samples contribution to the PWM output, for a ratio of 3 
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Figure 5.22: PWM functional diagram and clock domains 
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(5.7) 
However, in many real applications and especially in real-time systems where in-
puts are oversampled, the difference between consecutive sampled values tends to be 
very small. In many cases the outputs generated for each sample differ only in some 
fractional parts that are anyway either trimmed or rounded before being sent to the 
PWM unit. Therefore, the results obtained by Equation 5.6 are often sufficient pro-
vided that cp is not too big. Figure 5.22 shows the PWM functional diagram with the 
clock domains. 
5.5 AMBA External Interface and IL-MOD 
The rCSP can interface to external devices via its built-in AM BA (APB or AHB) 
slave interface, exposing some of its modules as memory mapped components that 
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can be directly accessed by means of AMBA READ/WRITE operations. However, 
in order to perform a write operation, first the Interlocking Module (IL-MOD) must 
be notified of the targeted module and the type of intended operation. The high-
level commands used for interacting with the IL-MOD are summarised in Table 5.11. 
Figure 5.23 shows the rCSP's internal states and the transitions triggered by these 
commands. The state's management is performed by a state machine integrated into 
the IL-MOD. 
Command Meaning 
CMD_RST RESETs the rCSP state machines 
CMD_NOP 
CMD_PRG 
CMD_EPR 
CMD_ADP 
CMD_EAD 
CMD_RUN 
CMD_STP 
NOP 
Commands the rCSP into CL-MOD programming mode 
Notify the end of the CL-MOD programming mode 
Commands the rCSP into CFF-MOD programming mode 
Notify the end of the CFF-MOD programming mode 
Commands the rCSP into algorithm execution mode 
STOPs the the algorithm execution mode 
Table 5.11: High-level commands accepted by the IL-MOD 
In order to interface an external device with the rCSP a valid AMBA address 
must be generated following the structure shown in Figure 5.24. Table 5.12 describes 
the different sections of a valid address. 
Address Bits Functionality Description 
[31 .. 15J Not Used. 
[14J Selection bit used by the embedded CPU (see Section 6.3.1) 
[13 .. 10J 
[9 .. 2J 
[1. .OJ 
Decoding. These bits select the targeted module 
Targeted Module Internal Address (256 positions) 
Not Used (AM BA's 4-byte alignment) 
Table 5.12: AM BA address partitioning 
Table 5.13 shows the list of AMBA base addresses (AMBABA) that point to the 
first element of each memory mapped rCSP module. In order to access the n - th 
element of a particular module (if such element exists), the AMBA effective address 
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Figure 5.23: rCSP's internal states and transitions 
31 7 6 5 4 3 2 1 0 
NOT USED DECODING INTERNAL ADDRESS N.U. 
Figure 5.24: AMBA address word structure 
(AMBAEA ) must be calculated as: 
AMBAEA = AMBABA + n· 4 
If an illegal (nonexisting) address is accessed, the rCSP will return: 
AMBA_RDATA=llll .... 11111 
109 
(5.8) 
The standard configuration of the rCSP reserves nine extra base addresses that 
can be used to include up to nine new memory mapped modules into its core, hence 
extending its functionality and making it easily upgradable. These auxiliary modules 
are referred in Table 5.13 as AUXn - MOD. 
As can be seen, only the four least significant bytes are used to generate a valid 
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AMBA Base Address Decoding Address Module Type of Access 
OxOOOOOOOO ObOOOO INT-REGS R/W 
OxOOOOO400 ObOOO1 TGT-MOD W 
OxOOOOO800 ObOO10 IL-MOD W 
OxOOOOOCOO ObOO11 STY-MOD R 
OxOOOO1000 Ob0100 CFF-MOF W 
OxOOOO1400 ObOlO1 CL-MOD W 
OxOOOO1800 Ob0110 I-MOD R 
OxOOOO1COO ObOll1 AUX1-MOD R/W 
OxOOOO2000 OblOOO AUX2-MOD R/W 
OxOOOO3COO Ob1111 AUX9-MOD R/W 
Table 5.13: List of memory mapped modules and their corresponding AMBA base 
addesses 
address. Bit 14 is the first bit that is not used in the addressing of the different 
modules. Therefore, it is the first bit that can be used by the commanding device 
(usually an embedded CPU) to identify (i.e. AM BAEA[14)=1) the rCSP processor 
among the rest of the peripherals that are interfaced. However, the peripheral mapping 
is entirely dependent on the commanding device's configuration and therefore any 
other bit can be used provided it is within the range [31..14). Then, the final address 
can be calculated as: 
(5.9) 
where k represents the chosen selection bit. Therefore the base address ofthe rCSP (i.e. 
the base address of its first memory mapped module) should be a multiple of Ox4000. 
The following example summarises what has been presented in this section in terms 
of AMBA external interfacing. In this particular example no selection bit is used. 
% Read an internal variable at address OxFF 
AMBA_ADDR=Ox00001008 % STY-MOD selected - Internal Address: Ox02 
AMBA_WDATA=(not used) % Read Operation 
AMBA_RDATA=stv[Ox02) % stv[Ox02) is returned in the next cycle. 
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% Commanding the rCSP into Adaptation Mode 
AMBA_ADDR=Ox00000800 % IL-MOD selected 
111 
AMBA_WDATA=CMD_ADP % Command = Prepare to receive a new set of coeffs. 
% Update a coefficient at address OxFF 
AMBA_ADDR=OxOOOOI3FC % CFF-MOD selected - Internal Address: Oxff 
AMBA_WDATA=Ox00000011 % cff[OxffJ=Ox11 
5.5.1 Software considerations 
All the software routines required for interfacing the rCSP with an embedded CPU 
(drivers) are provided as an ANSI-C library and therefore the user doesn't need to 
worry about any low level programming issues or AMBA address calculations. Chap-
ter 7 gives a detailed description of the rCSP Development Suite and Appendix C 
summarises the ANSI-C device-driver libraries provided for interfacing the rCSP with 
an embedded CPU on a system-on-chip solution. In case the rCSP is used as stand 
alone controller, software tools generate a high-level boot code that is automatically 
post-processed to produce a synthesisable VHDL boot module. 
5.6 Reconfigurability 
The processor can be tailored for each particular application, avoiding any waste of 
resources (especially important in embedded applications), optimising its implementa-
tion while reducing power consumption. Speed can be also improved depending mainly 
on the selected variable and coefficient sizes. Its reconfigurable design makes imple-
mentations based on FPGA technologies especially interesting due to the possibility 
of updating and adapting not only the algorithm but the design parameters without 
the need for re-engineering the system architecture. The rCSP processor is reconfig-
urable at VHDL level. The explicit use of hardcoded values to specify the size of the 
different subsystems' architectural elements and busscs are avoided, favouring more 
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flexible implementation structures such as custom composite and enumeration types. 
In that way, the whole processor structure is automatically generated according to the 
parameters set in the configuration files. Composite types in VHDL consist of arrays 
and record types. Arrays are groups of elements of the same type (typically used for 
modelling linear structures such as buses, registers and memories), while record types 
allow the grouping of elements of different types. Records are especially useful when 
designing complex IP blocks to group associated signal (according to functionality and 
direction), obtaining both shorter and more readable port lists, and simplifying the 
modification of the interface list. An unconstrained array is a type whose range or size 
is not completely specified when the type is declared, allowing the declaration of multi-
ple subtypes that share a common base type. Composite and enumerated types allow 
very abstract modelling of hardware [43] and therefore they are widely used through-
out the rCSP processor code. Since the size of the different elements are not fixed, the 
calculation of the proper busses, addresses and word length sizes required to interface 
the different modules is often not straightforward. In order to simplify future upgrades 
in the processor's architecture and to increase the code readability, the components' 
interfacing is not explicitly calculated in-situ, but returned by VHDL function calls. 
These functions are all located on the file rcsp_core_ifaces. vhd, which also defines 
the interfacing among the different modules that comprises the rCSP core. 
Since the interface definitions are all relative, depending on the configuration pa-
rameters, a configuration file is required to obtain the final structure. This config-
uration file is rcsp_core_config. vhd, which as its name indicates defines the main 
parameters of the rCSP's core. An extract of this file is provided next: 
-- General Implementation parameters 
constant DEF_CORE_FPGA_ALTERA : boolam :- false; 
constant DEF_CORE_FPGA_XILINX : boolaan :- false; 
constant DEF_CORE_FPGA_GENERIC : boolaan :- true: 
constant DEF_CORE_SAR_ENABLE : boolaan :- true: 
constant DELCORE_REG.SENSOR_PIN : boolaan :- true: 
constant DEF.CORE_ADJUST_INSTR.ALWAYS : boolaan :- falss: 
constant DEF_CORE~OOTYROMYROM ~ boolaan :- true: 
-- CL-HOD parameters 
constant DEF_CORE.INSTRUCTION_HEHORY.LINES: Integer :- 256: 
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-- Arithmetic Unit parameters 
constant DEF_CORE_COEFFICIENTJLINES 
constant DEF_CORE.STV_LINES 
-- Coefficient architecture 
: Integer :- 128; 
: Integer :- 128: 
constant DEF_CORE_COEFFICIENT_MANTISSA.WL : Integer :- 6; 
constant DEF.CORE.COEFFICIENT_EXPONENT_WL : Integer :- 5: 
-- State Variables architecture 
constant DEF_CORE.STV_INTEGER_WL : Integer :- 12: 
constant DEF_CORE.STV_FRAC_WL : Integer :- 12; 
constant DEF_CORE_STV.GUARD_WL : Integer :- 3; 
-- Input/Output Parameters 
constant DEF_CORE_IO.WL : Integer :- 12; 
constant DEF.CORE.OMOD.BLOCKS : Integer :- 4; 
constant DEF.CORE.IMOD_BLOCKS : Integer :- 4; 
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On the other hand, the file rcsp_on_chip_config. vhd defines the basic interfaces 
and parameters that allow the rCSP to be booted from a PROM or to be integrated 
as a soft IP core in as system-on-chip architecture. In this file, for instance, the 
AMBA address and configuration parameters of different rCSP modules is defined. 
This information can be used by other IP cores (e.g. an embedded CPU) to access 
them in a register-mapped fashion through the rCSP's AMBA slave interface. This 
file also configures the PROM parameters if a stand-alone implementation is selected. 
A summary of the rCSP's VHDL model hierarchy is provided in Appendix B. 
5.7 Parallel Architectures 
Chapter 3 introduced a number of architectures developed to exploit different levels 
of parallelism. As shown in this chapter, the rCSP is a single-issue architecture that 
focus on instruction level parallelism (pipelining). It doesn't implement a SIMD archi-
tecture for two main reasons. First, its arithmetic unit and operands size are optimised 
in a way that no smaller data sizes can be obtained to feed a partitioned arithmetic 
unit. Second the arithmetic unit works at full capacity all the time. Another imple-
mentation approach could have lead to the inclusion of a number of datapaths and 
arithmetic units in a VLIW multi-issue fashion, although due to the sheer performances 
obtained by the single-issue architecture, this option does not provide any real advan-
tage in most cases, diverting the processor's design from its original fit-to-purpose 
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goal. 
However, as computational and functional requirements increase, parallelism could 
be an asset and therefore the processor and the rCSP Development Suite have been 
developed to support the design, simulation and implementation of multiprocessor 
rCSP designs. Two main applications are presented next. 
Algorithm speed up 
The idea is based on the parallel execution of a number of rCSP processors that 
communicate partial results of the algorithm being processed to each other. 
Figure 5.25 shows an example where an algorithm has been split into three different 
sections, each one implemented on a different rCSP processor. In this example, the 
inputs A and B are analogue signals and the output C is a modulated action to 
be sent to a particular actuator. Processors one (P1) and two (P2) are in charge 
of pre-filtering the input signal B, sending the resulting signal to processor number 
three (PS). P3 receives three inputs. The first one (A) is an analogue signal that is 
processed while PI and P2 are operating on signal B. The other two input signals 
are the digital outputs generated by PI and P2. After processing A and receiving the 
other two digital inputs, PS executes a control law, generating a modulated output 
(C). 
Although the most efficient execution is theoretically achieved by dividing the orig-
inal algorithm in three different parts of equal computational size (for this particular 
example), in most cases this is not possible or even convenient and different proces-
sors will probablY finish their execution cycles at different moments in time. Their 
synchronisation is made by injecting wait statement via the NOP n instruction at the 
end of the algorithm. 
Fault Detection 
In environments where fault detection is necessary, a number of rCSP processors (typ-
ically 3) could be executing the same algorithm in parallel. Then, an independent logic 
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Figure 5.25: Multi-rCSP architecture for faster algorithm execution. 
block should be able to periodically compare their outputs and decide (vote) whether 
the system is working fine (the three outputs are identical), a SUE (single upset event) 
has corrupted the calculation of one processor, so this processor is disregarded (two 
outputs are identical), or the system is malfunctioning and it should be halted (the 
three outputs are different). 
5.8 Implementation Figures (Standard Configura-
tion) 
The implementation of the rCSP has been done targeting two major FPGA vendors 
(Xilinx and Altera). The results provided in this section are related to the particular 
technologies listed in Table 5.14. Appendix A presents an overview of the main ar-
chitectural parameters of these devices. The synthesis tool used was Synplify Pro 
v.7 .3.1 (Built: Jun 2 2003) from Synpiicity. The place & route tools used were: 
Xilinx's ISE (Integrated Software Environment) v. 6.1 (for Xilinx devices) and 
Altera's Quartus II v. 4.1 for the Excalibur ARM FPGA. 
rCSP's memory figures 
The rCSP processor in its standard configuration requires less than 3 Kbytes of 
FPGA's memory. Table 5.15 and Figure 5.26 show how this memory is distributed 
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Vendor Technology Part Package Speed Grade 
Altera Excalibur ARM EPXAlO FC1020 -1 
Xilinx Spartan-lIE XC2S200E FG456 -6 
Xilinx Spartan-lIE XC2S600E FG456 -6 
Xilinx Virtex-II XCV1000 BG575 -6 
Table 5.14: Targeted FPGAs 
among the different memory-based modules of the processor. 
Module Words Bits Bytes % 
CFF-MOD 128 2816 352 12.6% 
STY-MOD 128 10368 1296 46.5% 
TGT-MOD 16 384 48 1.7% 
I-MOD 16 576 72 2.6% 
CL-MOD 256 8192 1024 36.6% 
Total N/A 22336 2792 100% 
Table 5.15: rCSP's memory distribution 
CL-MOD (36.6%) 
SlY-MOD (46.5%) 
CFF-MOD (12.6%) 
IO-MOD (2.6%) 
TGT·MOD (1.7%) 
Figure 5.26: Memory distribution among different rCSP modules 
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How much of the rCSP's memory is used depends on the algorithm implemented, 
and therefore is device-independent. Table 5.16 presents the memory utilisation fig-
ures of a number of algorithms compiled for rCSP. For each algoritbm, three different 
values are provided, namely number of coefficients in the algorithm, number of vari-
ables in the algorithm and number of rCSP instructions. The percentages included 
in this table express the level of utilisation of each resource. The last two algorithms 
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(i.e. the fty-by-wire controller and the HDD controller) were used in Chapter 7 as 
demonstrators. 
Algorithm Coefficients Variables Instructions 
Single Magnet 39 (30.4%) 28 (29.1%) 51 (19.9%) 
Filter (4th order) 10 (7.8%) 6 (6.2%) 14 (5.4%) 
Filter (16th order) 34 (26.5%) 18 (18.7%) 50 (19.5%) 
Filter (46th order) 94 (73.4%) 48 (50%) 140 (54.6%) 
Fly-by-wire controller 16 (12.5%) 16 (12.5%) 20 (7.8%) 
HDD controller 21 (16.4%) 11 (8.6%) 26 (10.1%) 
Table 5.16: rCSP's memory utilisation figures for different algorithms 
As Table 5.16 shows, the standard configuration of the rCSP is versatile enough 
to execute a wide variety of algorithms including high-order filters without reaching 
its resource limit. 
Speed figures 
The sample frequency achievable by the rCSP depends on two main factors, namely 
the implementation technology and the control algorithm. The post place fj route 
clock frequencies obtained for the targeted FPGA technologies are summarised in 
Table 5.17. 
Core-clock PWM-clock Instruction 
Technology Part (MHz) (MHz) delay (ns) 
Excalibur ARM EPXAI0 32 120 31.25 
Spartan lIE XC2S200E 36.5 120 27.39 
Spartan lIE XC2S600E 34 120 29.41 
Virtex2 XCV1000 80 266 12.5 
Table 5.17: rCSP's clock frequencies 
Table 5.18 summarises the loop delays of the test algorithms presented in Table 
5.16 based on the maximum clock-frequencies presented in Table 5.17. The inverse of 
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the loop delay is the maximum sample frequency that can be achieved. These values 
are summarised in Table 5.19 for each FPGA device. 
Spartan-liE Spartan-liE Virtex-II Excalibur 
Model XC2S200E XC2S600E XCVlOOO EPXA10 
Single Magnet 1,397.2 ns 1,500 ns 637.5 ns 1,593.8 ns 
Filter (4th order) 383.5 ns 411.6 ns 175 ns 437.5 ns 
Filter (16th order) 1,369.8 ns 1,470.5 ns 625 ns 1,562.5 ns 
Filter (46th order) 3,835.6 ns 4,117.6 ns 1,750 ns 4,375 ns 
Fly-by-wire controller 547.9 ns 588 ns 250 ns 625 ns 
RDD controller 712.3 ns 764.7 ns 325 ns 812.5 ns 
Table 5.18: Loop delay figures 
S partan-nE S part an-IIE Virtex-II Excalibur 
Model XC2S200E XC2S600E XCVlOOO EPXAlO 
Single Magnet 715 KRz 666 KRz 1.568 MRz 627 KHz 
Filter (4th order) 2.607 MRz 2.4285 MRz 5.714 MRz 2.285 MRz 
Filter (16th order) 730 KHz 680 KRz 1.600 MRz 640 KHz 
Filter (46th order) 260 KHz 242 KRz 571.4 KRz 228 KRz 
Fly-by-wire controller 1.825 MHz 1.700 MRz 4.000 MRz 1.600 MRz 
RD D controller 1.400 MRz 1.300 MRz 3.076 MRz 1.230 MHz 
Table 5.19: Maximum sampling frequency figures 
Complexity figures 
The complexity figures of the rCSP processor are summarised in Table 5.20 for the 
Excalibur FPGA and in Table 5.21 for Xilinx devices. As Table 5.21 shows, the 
rCSP in its standard configuration can be successfully implemented in low-cost FPGA 
families such as Spartan-IIE, including its low gate count model XC2S200E. 
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An RTL view of the rCSP's core generated by the synthesis tool is presented in 
Figure 5.27. 
LEs ESB Memory bits PLL 
3,271 (8%) 20 (13%) 22,528 (6%) 1 (25%) 
Table 5.20: rCSP's complexity figures for the Excalibur EPXA10 device 
Spartan-lIE Spartan-lIE Virtex-II 
XC2S200E XC2S600E XCV1000 
Logic Utilisation 
D Number of Slice Flip Flops 1122 (23%) 1130 (8%) 1078 (10%) 
D Number of 4 input LUTs 2515 (53%) 2534 (18%) 2246 (21%) 
Logic Distribution 
D Number of occupied Slices 1997 (84%) 2013 (29%) 1866 (36%) 
Total 4 input LUTs 3397 (72%) 3416 (24%) 3123 (30%) 
· .. used as logic 2515 2534 2246 
· .. used as a rou te-thr. 98 98 93 
· .. used for Dual Port RAMs 784 784 784 
Number of bonded lOBs 192 (67%) 192 (59%) 194 (59%) 
Number of Block RAMs 12 (85%) 12 (16%) 8 (20%) 
Number of MULT18X18s N/A N/A 2 (5%) 
Number of GCLKs 2 (50%) 2 (50%) 2 (12%) 
Table 5.21: rCSP's complexity figures for the selected Xilinx devices 
5.9 Implementation Figures (Various Configurations) 
This section presents the implementation figures for a variety of rCSP's arithmetic 
unit configurations. The complexity and speed figures have been summarised together 
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in two tables depending on the Xilinx's device family used for synthesis and place & 
route. In that way, the Spartan-lIE figures are shown in Table 5.22 while the Virtex-lI 
figures are summarised in Table 5.23. 
A number of arithmetic unit configurations have been obtained by varying the 
number of bits used for representing the coefficient's mantissa. Other parameters could 
have been modified, but the coefficient's mantissa is typically the most influential in 
terms of accuracy, processing performance and design complexity. 
XC2S200E XC2S300E XC2S300E XC2S600E XC2S600E 
rn=6 rn=6 m=ll m=6 m=l1 
Speed 
o core-clock 36.5 MHz 34.4 MHz 29MHz 34 MHz 31 MHz 
o pwm~clock 120 MHz 120 MHz 120 MHz 120 MHz 120 MHz 
Equtvalent gate count 274,612 274,614 286,356 274,775 286,375 
Logic Utilisation 
o Number of Slice Flip Flops 1122 (23%) 1123 (18%) 1081 (17%) 1130 (8%) 1078 (7%) 
o Number of 4 input LUTs 2515 (53%) 2514 (40%) 2682 (43%) 2534 (18%) 2690 (19%) 
Logic Distribution 
o Number of occupied Slices 1997 (84%) 1998 (65%) 1882 (61%) 2013 (29%) 1887 (27%) 
Total 4 input LUTs 3397 (72%) 3396 (55%) 3223 (52%) 3416 (24%) 3213 (23%) 
· . . used 88 logic 2515 2514 2682 2534 2690 
· . . used as a route~thr. 98 98 109 98 109 
· . . used for Dual Port RAMs 784 784 432 784 432 
Number of bonded lOBs 192 (67%) 192 (59%) 192 (59%) 192 (59%) 192 (59%) 
Number of Block RAMs 12 (85%) 12 (75%) 14 (87%) 12 (16%) 14 (19%) 
Number of GCLKs 2 (50%) 2 (20%) 2 (50%) 2 (12%) 2 (50%) 
Table 5.22: Implementation figures for different mantissa sizes (Spartan-lIE family) 
5.10 Summary 
This chapter described in detail the internal architecture, implementation and func-
tionality of the rCSP processor. Its different modules were analysed, and its con-
figuration files reviewed. The instruction set and the execution's datapath were also 
presented. The external communication channel was exposed, clarifying the rCSP's 
interfacing with an external processing device (e.g. embedded CPU). At the end of 
the chapter the speed and complexity figures of the processor were presented. 
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Various mantissa sizes _ rn=6 m=8 m=lO rn=ll 
Speed 
o core-clock 80 MHz 68.5 MHz 71.7 MHz 69.2 MHz 
o pwm-clock 240 MHz 240 MHz 250 MHz 266 MHz 
Equivalent gate count 657,397 665,864 673,151 743,551 
Logic Utilisation 
o Number of Slice Flip Flops 1078 (10%) 1082 (10%) 1086 (8%) 1076 (10%) 
o Number of 4 input LUTe 2246 (21%) 2259 (22%) 2126 (20%) 2324 (22%) 
Logic Distribution 
o Number of occupied Slices 1866 (36%) 1889 (36%) 1844 (36%) 1704 (33%) 
Total 4 Input LUTs 3123 (30%) 3204 (31%) 3130 (30%) 2851 (27%) 
.. . used as logic 2246 2259 2126 2324 
... used as a route-thr. 93 97 92 95 
. .. used for Dual Port RAMs 784 848 912 432 
Number of bonded lOBs 194 (59%) 194 (59%) 194 (59%) 194 (59%) 
Number of Block RAMs 8 (20%) 8 (20%) 8 (20%) 10 (25%) 
Number of MULT18X18s 2 (5%) 2 (5%) 2 (5%) 2 (5%) 
Number of GCLKs 2 (12%) 2 (12%) 2 (12%) 2 (12%) 
Table 5.23: Implementation figures for different mantissa sizes (Virtex-II) 
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Figure 5.27: Annotated RTL view of the rCSP's core 
Chapter 6 
System-on-Chip Solution for 
Embedded Real-Time Control 
6.1 Introduction and Objectives of the Chapter 
Only 2% of the world's microprocessors run on traditional desktops and servers [33J. 
The rest reside inside something else (thus the adjective "embedded") whether that's 
a digital camera or an MP3 player, and certainly in many systems that require high-
performance real-time control operations. In many cases, space and power constraints 
make feasible the implementation of such systems only when most of their logic is 
placed on a single silicon die (thus the name "system-on-chip"). 
The objectives or this chapter are: 
• To present an overview of the system-on-chip developed in this thesis as a general 
solution to the problem of high-performance real-time embedded control. 
• To describe the system-an-chip solution implementation based on a dual pro-
cessor architecture, which splits the control task into two parts: the high-
performance control algorithm execution (rCSP) and the adaptation and in-
terlocking process (embedded CPU). 
• To describe the functionality and tailoring of the embedded CPU's software 
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whose execution controls the overall system's behaviour . 
• To present a Java-based tool designed for the on-line monitoring and command-
ing of the whole system-on-chip solution . 
• Provide speed and complexity figures of the system-on-chip solutions's imple-
mentation. 
6.2 Architecture Overview 
System-on-chip designs have in general smaller size and lower power consumption than 
less integrated solutions [22J, but lack a standardised design methodology. Moreover, 
the terminology "system-on-chip" only describes the fact that most of the function-
ality of the system, which in the past was probably scattered around a small Printed 
Circuit Board (PCB), is placed on a single chip. The gate densities achieved in cur-
rent ASIC and FPGA devices provide designers with enough logic gates/elements to 
implement all the different functionalities on the same chip by mixing self-designed 
or customised modules with standard off-the-shelf ones. This possibility opens new 
horizons especially for embedded systems where space constraints are as important as 
performance, but it maybe also a source of non-reusable and complex designs that are 
difficult to debug/modify/upgrade. In order to avoid those problems, certain design 
decisions must be taken, bearing in mind that emerging industry standards will make 
maintenance and upgrading easier. 
The architecture developed in this thesis (see Figure 6.1) is a single-chip multipro-
cessor embedded solution targeted for high-performance real-time control applications, 
especially those with extra requirements in terms of signal processing power, connec-
tivity and reconfigurability. 
Figure 6.1 presents the system-on-chip solution architecture, outlining the relation 
between the different elements of the system, namely the digital logic embedded in the 
system-on-chip, the analogue electronics required to drive the sensors' readings into 
the rCSP, and the actuators that transform the actions calculated by the rCSPinto 
the proper actions to be performed upon the plant. Finally the plant itself is depicted, 
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.. , " .. System-on-Chip 
.. ,PI~nt\.. . .. , , 
.. (Fly-by;wire Alrplane) . 
Analogue 
Electronics 
Figure 6.1: Block diagram of a complete embedded control system outlining the de-
veloped system-on-chip architecture 
exemplified as a fiy-by-wire airplane system (further discussed in Section 7.6). 
The division of the tasks among the system modules is depicted in Figure 6.2 and 
summarised in Table 6.1. The architecture is divided into three sections, namely Con-
trol Kernel Section, Communication Section and Geneml Section, although due to its 
scalability other IP cores can be added in the future if new requirements arise. The 
Control Kernel is in charge of executing and managing all control-related aspects. It 
comprises an embedded CPU and the rCSP processor interconnected by an AMBA 
compliant bus. Both processors run concurrently allowing the control process to be 
split into two: the control algorithm execution and the adaptation management. The 
former gathers all the required tasks for converting and sampling sensor inputs, exe-
cuting the control law and sending the calculated action back to the system. This is 
efficiently performed by the rCSP. The adaptation management is run in the back-
ground by the embedded CPU in parallel with the control law execution. Periodically 
(at a significantly lower rate than the sampling one), it monitors the control state 
variables and/or the inputs/sensors information stored in the rCSP and, depending 
on their values and the application characteristics, it computes a new set of coeffi-
cients, The adaptation algorithm can take a variety of forms ranging from simple gain 
scheduling through to more advanced concepts such as self-tuning contro!' The impor-
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tant point is that its functionality is separated from the high-speed execution of the 
main control law which uses the latest coefficient values provided by the adaptation. 
On-board 
Monitoring & 
Command 
Figure 6.2: SoC functional diagram 
rCSPv3.0 
The Communication section provides the system with the required support for 
the general data transfer with external devices common to most applications. The 
developed system-on-chip architecture includes a standard serial communication core 
(U ART) for that purpose. Due to the nature of control applications the state variables 
(and other relevant information) are sent through the communication port to be mon-
itored in real-time. The interlocking of the system is done by the CPU, which receives 
the external commands through the U ART and directs the actions to be taken by the 
rest of the SoC components. 
Analogue senSors and actuators as well as digital inputs and outputs are directly 
interfaced with the rCSP processor. There are many cases where the control system 
may need its inputs and outputs to be only digital (e.g. digital filtering, digital control 
stages, etc.). In that case the system complexity can be reduced significantly because 
no external analogue electronics (Le. DAC and operational amplifiers) is needed and 
the rCSP can be configured without the SAC and PWM units. In other cases, the 
control system may require to interface only with analogue devices. Then, the pinning 
of the system will be highly simplified by configuring the rCSP with only PWM units 
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for they are single bit modulated outputs. 
The General section gathers the rest of the components (e.g. Timers and Memo-
ries) that are somehow common to most applications. 
Functionality 
rCSP Commanding 
rCSP Programming 
Module 
Embedded Microprocessor 
Embedded Microprocessor 
Coefficients Adaptation Embedded Microprocessor 
Algorithm Execution rCSP 
Signal Sampling rCSP 
Signal Modulation 
Internal Bus 
External Bus 
Monitoring 
Serial Bus 
rCSP 
AM BA (APB) 
AMBA (APB or ARB) 
Embedded Microprocessor 
UART IP Core 
Table 6.1: Functionality division 
The remaining of this section provides more details about the main architectural 
blocks of the system-on-chip solution. 
6.2.1 Embedded CPU 
The embedded processor commands the actions to be taken by the rCSP and per-
forms certain tasks in parallel with the control law execution. Some of these tasks 
are the calculation of the appropriate set of coefficients, the monitoring and analy-
sis of the system status and the management of external events. At booting time, 
the embedded CPU is in charge of configuring the rCSP, transferring to it the algo-
rithm to be executed, its initial coefficients and setting up its register file. Since the 
computationally-intensive part of the control has been diverted to the rCSP and due 
to the numerical benefits of the controller formulation used by its software tools (see 
Chapter 7) a small embedded processor or micro-controller core would be adequate 
to perform its time-constrained tasks with no delay. Fixed-point precision should be 
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sufficient in most cases, which further decreases the computational requirements of 
the embedded CPU. The adaptation of the coefficients (the CPU's most demanding 
task) is done on a typical real-time application at a relatively low frequency, typically 
in the order of tens of Hz, which doesn't present any difficulty even for the simplest 
CPU architecture. Some examples of re-configurable CPUs easily synthesisable on an 
FPGA technology are: (i) LEON [13), an open source RlSC microprocessor SPARC 
v8 compatible, supported (amongst others) by the European Space Agency (ESA); (ii) 
Altera's Nios [3J (for Altera devices); (iii) Xilinx's MicroBlaze [50J (for Xilinx devices); 
(iv) Zilog's Z80 soft IP core, a mature processor that is still one of the leaders in the 
8-bit market. 
6.2.2 rCSP processor 
The rCSP processor is in charge of performing the real-time tasks inherent to the 
control algorithm such as sampling, control law execution, actions modulation and 
data outputting. Its architecture and implementation were described in Chapter 5. Its 
standard configuration is designed to suit most of the general real-time control cases. 
However, its main parameters (e.g. storage capacity of every module, number of SAC 
or PWM units required, buses, etc.) can be easily tailored to fit the requirements of a 
particular application, hence avoiding a waste of resources and increasing performance. 
6.2.3 Memory System 
As shown in Figure 6.1, the proposed system-on-chip solution requires a certain amount 
of memory storage. Typically, FPGAs offer a certain number of SRAM memory blocks 
distributed among their logic cells. This memory is used for implementing the rCSP's 
memory units as well as a small ROM to boot the embedded CPU. The embedded 
software has to be initially stored in a non-volatile memory but, although some FPGA 
technologies offer a limited amount of such memory, in general a non-volatile external 
memory (usually FLASH memory) containing the embedded software is attached to 
the system and interfaced with the embedded CPU. However, this memory technology 
is relatively slow and would reduce the overall system performance if it were used as 
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main memory. Therefore a third memory technology is included (usually SDRAM or 
DD RAM) to be operated as the embedded CPU's main memory. 
6.2.4 External Communication 
A Universal Asynchronous Receiver Transmitter (UART) soft core is included to pro-
vide serial communication capabilities between the system-on-chip solution and exter-
nal devices, because it requires less complexity in terms of hardware and software than 
for example an Ethernet or a Universal Serial Bus (USB) interface, yet offers enough 
performance. Another advantage is the fact that every computer (and many other de-
vices) contains this kind of serial communications capability, assuring the connectivity 
of the proposed system-on-chip solution. 
6.3 LEON-Based System-on-Chip Implementation 
The architecture of the system-on-chip solution presented in this thesis, although 
technology-independent, has to be eventually implemented using a particular fabric 
technology and embedded CPU model. As proof of concept and due to the resources 
available, the first implementation was based on an Altera Excalibur FPGA [2J, which 
includes a hard wired ARM922T microprocessor [1 J. However, the poor results obtained 
in terms of performance and Excalibur Board related problems favoured the use of 
other FPGA technologies and CPU architectures (see Table 6.2). 
Field Vendor Model 
FPGA Technology Altera Excalibur EPXAlO 
Xilinx Spartan2E XC2S600E, Virtex2 XC2VIOOO 
Embedded CPU ARM ARM922T (hardwired in the Excalibur FPGA) 
Gaisler Research LEON 2 (open source version) 
Table 6.2: Different implementation architectures used during the development and 
implementation of the system-on-chip architecture presented in this chapter 
In particular, the embedded CPU of choice was the open-source version of the 
LEON processor [13], and therefore the implementation described in this chapter will 
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be based on this CPU architecture. In this thesis, the LEON2 XST (open-source) 
processor's version is used. Throughout the rest of the thesis, the version code will be 
omitted and LEON2 XST will be therefore referred as LEON. The general descrip-
tion presented in the following lines regarding the LEON processor, its licensing and 
performance is based on the Leon2 Processor User's Manual. XST Edition [13J. 
6.3.1 LEON Overview 
The LEON VHDL model implements a 32-bit processor conforming to the IEEE-1754 
(SPARC VS) architecture. It is designed for embedded applications with the follow-
ing features on-chip (see Figure 6.3): separate instruction and data caches, hardware 
multiplier and divider, interrupt controller, debug support unit with trace buffer, two 
24-bit timers, two UARTs, power-down function, watchdog, 16-bit I/O port, flexible 
memory controller, ethernet MAC and PCI interface. New modules can easily be 
added using the on-chip AM BA AHB/APB buses. The VHDL model is fully synthe-
sisable with most synthesis tools and can be implemented on both FPGAs and ASICs. 
The LEON processor is developed by Gaisler Research and it is currently supported 
(amongst others) by the European Space Agency (ESA). Due to its open source licens-
ing, LEON benefits from the testing, feedback and cooperation of a wide community 
of users. Many companies and universities are currently developing different LEON-
based hardware and software projects (see Gaisler Research web page for an updated 
list of projects and partners). Some of these projects include the porting of Linux and 
Java for this architecture, the development/improvement of different modules such as 
floating-point units (FPU), cache units, etc. 
LEON License 
The original fault-tolerant (FT) LEON design (LE ON-FT) is commercially available 
from Gaisler Research. It includes advanced fault-tolerance features to withstand 
arbitrary single-event upset (SEU) errors without loss of data. The fault-tolerance is 
provided at design (VHDL) level, and does not require an SEU-hard semiconductor 
process, nor a custom cell library or special back-end tools. 
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Figure 6.3: LEON2 architectural diagram [13J 
The LEON VHDL model is an open source release of LEON-FT with all the FT 
logic removed. The LEON VHDL model is provided under two licenses: the GNU 
Public License (GPL) and the Lesser GNU Public License (LGPL). The LGPL applies 
to the LEON model itself while the remaining support files and test benches are 
provided under GPL. This means that you can use LEON as a core in a system-on-
chip design without having to publish the source code of any additional lP-cores you 
might use. You must however publish any modifications you have made to the LEON 
core itself, as described in LGPL. 
Performance 
Using the Dhrystone 2.1 benchmark, LEON executes around 1,500 dhrystones/s/MHz. 
This translates to roughly 0.85 dhrystone MIPS/MHz. Configurations with hardware 
mull div and larger caches usually perform somewhat better. The dhrystone bench-
mark was compiled with LECCS-1.1.5 (gcc-2.95.3) using -02 optimisation. Dhrystone 
is a benchmark program that tests a system's integer performance. The program is 
CPU bound, performing no I/O functions or operating system calls. 
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LEON Configuration 
The LEON model is highly configurable, allowing the model to be customised for a 
certain application or target technology. LEON's functionality can be easily extended 
by the integration of new modules through its on-chip AHB/ APB Bridge (see Fig-
ure 6.3). The LEON procesor model provides an interface to the high-performance 
GRFPU (available from Gaisler Research), the Meiko FPU core (available from Sun 
Microsystems) and the incomplete LTH FPU. A generic co-processor interface is pro-
vided to allow interfacing of custom co-processors (CP). In that way for example, a 
custom vector unit could be interfaced as a co-processor providing SIMD processing 
capabilities to the LEON model. 
6.3.2 Tailoring LEON for the system-on-chip control solution 
LEON includes some particularly attractive features relevant to the purpose of this 
thesis: its model is vendor-independent (Le. it synthesises in different FPGA and 
ASIC models), its design is open source and freely customisable, and there is a large 
community working with it, sharing knowledge, providing support and expanding its 
functionalities. 
In order to use LEON as the embedded CPU for the SoC solution proposed in this 
thesis, first its architecture must be tailored in order to reduce its size, excluding all 
the modules that are not strictly necessary to perform the tasks presented in Table 
6.1. Such modules are: 
• FPU (floating-point unit). The only numerically demanding task associated to 
the embedded processor is the adaptation of the coefficients. This can be easily 
performed using fixed-point arithmetic and therefore no floating-point unit is 
needed. Note that an FPU requires about the same silicon space as the whole 
Integer Unit of the processor . 
• CP (co-processor) interface. The SoC solution doesn't require a co-processor 
interface because the rCSP is not a co-processor but an independent processing 
unit periodically supervised by LEON. 
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• PCI, Ethernet. The SoC solution interfaces with external devices by means of 
Serial Communication via LEON's UART . 
• Debug modules. These modules are not required in the final version of the SoC 
solution. The embedded processor tasks are neither complex nor computationally 
demanding, and there is no operative system running on it. This scheme provides 
a higher level of predictability in the processor's execution while reducing the 
risk of errors or bugs prone to large scale software systems. 
Hardware Interface between LE ON and rCSP 
After producing a minimal version of the LEON processor, the second stage is to 
interface it with the rCSP. This is seamlessly achieved by means of the rCSP's built-
in APB slave interface (see Figure 6.4). In order to make LEON aware of the presence 
of a new module connected as a APB slave, this module should be given a new address 
and listed in LEON's APB mapping table. 
The LEON VHDL model provides a number of system support functions directly 
on-chip (e.g. cache controller, UART controller, timers controller, Interrupt controller, 
etc.), which are register mapped and can be accessed through the APB bus according to 
a mapping table managed by the LEON's module apbmst. vhd. LEON's model defines 
the addresses range from Ox80000000 to Ox8FFFFFFF to be used for APB mapped 
modules. The APB accessible system support functions provided in the LEON model 
are mapped between the addresses Ox80000000 and Ox800000CC and therefore a higher 
address should be used to reference the rCSP. As seen in Section 5.5, the base address 
of the rCSP should be a multiple of Ox4000. In this case the first available address 
that fulfils all the requirements is Ox80004000. The following lines outline LEON's 
APB mapping table once configured. 
Ox80000000 - (LEeN) Memory configuration register1 
Ox80000004 - (LEaN) Memory configuration regtster2 
Ox800000CC - (LEON) DSU UART scalar register 
OxB0004000 - rCSP v3.a Base Address 
In order to access a particular rCSP module LEON will generate the proper ad-
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dress as reSP Base Address + Module's Relative Address. The addresses of the 
different rCSP modules were described in Section 5.5 . 
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Figure 6.4: SoC implementation using LEON2 processor as embedded CPU 
6.3.3 Final Remark 
Since the performance and functionality offered by the LEON processor as the SoC's 
embedded CPU are significantly higher than the actual requirements found in common 
control systems and in some special cases (e.g. particularly power aware systems), its 
size or consumption may not be appropriate. In this research the LEON processor has 
been chosen as proof of concept and to demonstrate the actual integration between 
an embedded CPU and the rCSP although the system-on-chip architecture here pre-
sented is open to any other embedded CPU technology. However, a LEON-based 
architecture provides a scalable solution capable of fulfilling the ever-increasing func-
tionalities and performance required by current and future control projects, where for 
example a number of rCSP units could run in parallel, all of them being commanded, 
monitored and adapted by LEON. Furthermore, the open-source nature of LEON as 
well as the support offered by Gaisler Research and the world-wide academic commu-
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nity make it the embedded processor of choice in numerous research and commercial 
projects. 
6.4 Embedded Software 
Embedded systems are often implemented using self-sufficient code (Le. it doesn't re-
quire an operating system), taking control of the embedded computer from power-up 
([38J,[8]). Although there is a wide variety ofreal-time operating systems (OS) targeted 
for embedded applications (e.g. pSOS and VX Works from Wind River, Windows CE 
from Microsoft, Palm, embedded Linux), the developed software architecture is imple-
mented as a stand alone (self-sufficient) application. Operating systems provide the 
programmer with different services and higher-level functions (e.g. multi-task manage-
ment, device interfacing, etc.) that facilitate the creation of complex software systems 
for a particular CPU architecture. However, the system-on-chip solution developed in 
this thesis is targeted for high-performance real-time embedded control applications 
and therefore it has to balance certain aspects such as reliability, predictability, re-
sources and performance. Since the hard real-time processing is diverted to the rCSP, 
the embedded CPU's software plays mainly a managerial role and therefore most of 
the functionalities provided by an OS are superfluous and its overhead in terms of 
memory footprint inappropriate. Furthermore, part of the objectives of this research 
was to develop a low-cost and vendor-independent solution in terms of implementation 
technology (Le. FPGA or ASIC) and architectural components (Le. CPU model and 
its related software), that highly differ from the costs and the architecture dependency 
that an operating system imposes. 
There are two different types of software running on the developed system-on-
chip solution. The first one contains the control algorithm and is executed on the 
rCSP. This software is generated automatically by the software tool that will be 
presented in Chapter 7, directly from the block diagram descriptions of the control 
algorithm. The second type of software runs on the selected embedded CPU and it 
plays a more managerial role being in charge of booting and configuring the CPU, 
booting and commanding the rCSP, monitoring the system, adapting the control 
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coefficients, and communicating the system through the serial port. 
This section describes the software executed on the embedded CPU, its modules 
and functionalities, discussing also its portability to other platforms. First an overview 
of the whole software system is provided, analysing which modules are application-
dependent, which modules are CPU dependent and which ones should not be modified. 
Afterwards, a detailed functional description of the software system is presented. A 
number of libraries developed for simplifying the system-on-chip solution programming 
are introduced in this section. Appendix C provides a detailed description of all them. 
6.4.1 Architecture Overview 
The list of software modules that are executed on the embedded CPU is shown in 
Table 6.3. The number of stars (*) on the left hand side of a module's name repre-
sents the degree of dependency (as opposed to port ability) that this particular module 
has. A modules whose name starts with "cpu_" is, at some level, CPU-dependent. 
The assembler file cpu_boot. s (* * *) is absolutely dependent on the selected CPU 
architecture and therefore it is not portable at all, although as explained before it 
is usually provided by the CPU vendor/manufacturer. The cpu_irq. c (**) module 
sets up and configures the Timer's and UART's interrupt services. This module is 
CPU dependent and peripheral (Timer,UART) dependent, although its porting is rel-
atively simple because it only involves some basic register configuration. The header 
cpu_amba_map.h (*) defines the memory-mapped peripherals addresses and therefore 
depends on the CPU and the peripherals supported by it. However, its porting is 
usually straightforward since most architectures support, in a similar way, the basic 
peripherals required in the proposed SoC solutions and its porting would only re-
quire the addition or modification of the peripherals' mapped addresses and related 
bit masks. The rest of the modules are CPU independent and therefore can be ported 
from one platform to another without any modification. 
Only the modules marked with the symbol (<») in Table 6.3 are usually affected when 
the system-on-chip solution is reused in different control projects. In this case, the 
designer should only modify some sections of these modules in order to tailor the oth-
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File 
rcspv3.h 
o 
* 
Function 
rCSP hardware constants and its memory-mapped modules 
(addresses, masks, etc.) 
Application specific parameters 
Peripherals' mapping and CPU related constants 
(including IRQ numbers, register bit masks, etc.) 
* * * cpu_boot. s CPU boot routine 
** cpu_irq. c Initialisation and management of Timer! and UART IRQ services 
<> main. c Entry point to the C executable 
o cntl_data_fUters. c Different filter routines 
o cntl_adaptation.c Different adaptation routines 
rcspv3_boot.c 
rcspv3_mem.c 
console.c 
Routines for booting the rCSP 
Routines for accessing the different rCSP's memory modules 
Routines for sending data to the console and Java monitoring tool 
Table 6.3: Embedded software modules 
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erwise general solution for a particular project. For instance, the header app_name. h 
(0) defines some parameters specific to a particular application, such as the coding of 
the different commands transmitted through the U ART to the embedded CPU. This 
module has no stars because it depends only on the application regardless of the CPU 
or address-mapping, hence it is fully portable. An example of the contents of this 
module for a MAGLEV vehicle suspension control application is presented below: 
1* UART Commands *1 
#define APP_UART_CMD_SWITCH_ON '5' 
#define APP_UART_CMD_SWITCH_OFF '0' 
#define APP_UART_CMD_LEVITATE '1' 
#define APP_UART_CMD_DELEVITATE 'd' 
Files cnt1_adaptation.c (0) and cntLdata_filters.c (0) can be used as tem-
plates to build a particular adaptation scheme or data filtering routine. They include, 
respectively, a scheduling algorithm for adapting the rCSP coefficients and a window 
average data filter routine used during the adaptation to filter the sensors' readings. 
The file main. c (0) contains the command loop, which is in charge of interpreting and 
executing the commands received through the serial port, and it will be described later 
in more detail. The interpretation of the commands is done by means of the constants 
defined in the header app_name.h (0). 
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The unmarked files listed in Table 6.3 (with the exception of console. c) are gen-
erated and modified by the software tool that will be presented in the next chap-
ter, and should not be modified by the control designer. The header rcspv3. h con-
tains rCSP hardware-related constants used by different routines that access rCSP's 
register-mapped components. The files rcspv3_boot. c and rcspv3_mem. c contain 
the drivers that interface the rCSP processor with the selected CPU. They include 
routines for transferring the control algorithm and coefficients into the rCSP, as well 
for reading the state variables and sensors' values from it. These modules are therefore 
dependent on the rCSP architecture and on the control algorithm. 
This software architecture and its code generation scheme allows control designers 
to focus on the particularities of each project (e.g. system commands, adaptation tech-
niques, etc.), while the typical time-consuming and error-prone low-level interfacing 
and optimised control law generation are automated (see Chapter 7). 
6.4.2 Functional Description 
The software running on the embedded CPU can be divided into three functional parts: 
initialisation, application-dependent configuration and algorithm execution. The func-
tional diagram of the embedded software developed for the SoC solution proposed 
in this thesis is depicted in Figure 6.5. The first part is a small assembly routine 
( cpu_boot. s), in charge of booting the CPU by configuring some basic systems such 
as memory table and cache, and transferring the rest of the software to the main 
(faster) memory. After the configuration process is finished, this routine jumps to 
the first instruction of the main module (main. c), which defines the entry point for 
the C code section. The application-dependent configuration is written in ANSI-C 
and its main duties involve the interrupt service routines (ISR) implementation and 
peripherals' configuration for a particular application. The algorithm execution refers 
to the piece of software that is in charge of managing the control activities by com-
manding the rCSP, adapting periodically the control coefficients and communicating 
the system through the serial port. 
This software architecture provides control designers with: 
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Figure 6.5: Embedded software boot process flowchart 
ExeaJtJon 
1. A general structure valid for a wide variety of high-performance real-time em-
bedded control applications, supported by a number of templates and a software 
generation tool (see Chapter 7). 
2. An easy to understand, tailor and upgrade embedded software architecture. 
The basic structure of the main C function, which is the software's entry point 
after booting the CPU, is outlined below. 
int main(void) { 
) 
char ch; 
IL .. (volatile unsigned int.) SOC.RCSPV3.IL.BASE: 
If UART Set Up 
irq.uart_init(); 
console(INFO. " ............ BOOTING SEQUENCE •• ... • ...... ··\r\n"); 
rCSPv3.BootUp(); 
// Adaptation Timer Set Up 
irq.timerl.init(); /1 Timerl IRQ Setup 
catch.interrupt(timerl.irq.handler, TIMERO.IRQ)j /1 Handler for Timerl IRQs 
sstup_adaptatioD.time(my_time.ns)j 
console (INFO. " .... z ___ SYSTEM READY FOR CONTROL -_····· .. ·\r\n") j 
while (true) { 
ch-getcharO j 
\\ Commanding Loop Here ... 
) 
A detailed functional description of the software execution flow is provided below. 
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Booting and configuring the embedded CPU 
There are different approaches to boot an embedded system. A common option is to 
place all the embedded software (with the boot code at the beginning) in a non-volatile 
memory (typically FLASH memory) mapped at address OxO. Due to the slow read 
(and especially write) speeds common to all FLASH memories, the boot code usually 
includes a small section in charge of copying the software placed on the flash memory 
(with exception of the boot code) into a faster memory technology (usually SDRAM or 
DDRAM). Once this process is finished the boot code allows the processor to branch 
to the entry point of the newly allocated code. 
In the particular case of the proposed system-on-chip architecture, the boot code 
is hard wired and implemented with distributed logic cells as a ROM together with the 
rest of the VHDL modules. The reason for doing that is fourfold. First, it increases 
the booting speed since the code is directly implemented using FPGA's logic cells and 
SRAM memory elements. Second, the boot code is not intended to be modified unless 
the design is affected by important architectural changes, and therefore there is no 
need for it to be placed together with the rest of the software. Third, in case such 
architectural changes happen, it is likely that some parts of the design will be recon-
figured and therefore a new bitstream will be downloaded into the FPGA, containing 
also a modified version of the boot ROM. Fourth, the boot code footprint is less than 
1 kilobyte, which doesn't compromise the resources of even the most modest modern 
FPGA devices. 
After the embedded CPU is initialised, and the embedded software is placed in 
a fast memory technology, the boot code branches the embedded CPU's programme 
counter (PC) to the entry point (main. cO) of the software's application dependent 
configuration section (see Figure 6.5), where the peripherals (including the rCSP) and 
the ISRs are set up. 
Booting and Testing the rCSP 
During the application dependent configuration sequence of the embedded CPU, this 
processor transfers the real-time algorithm and the initial set of coefficients to the 
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rCSP, configuring also its internal registers. This sequence is depicted in Figure 6.6. 
In the optional test sequence (see Figure 6.7), the embedded CPU boots the rCSP with 
a test algorithm and coefficient set, lets it run for a number of predefined cycles and 
then analyses the algorithm internal variables, comparing them with the expected 
values. If the test is not successful then an error message is outputted through the 
U ART and the system execution is cancelled. 
CMD_RST) -+(cMbYRG) rlCMD_ADP 
i ,l. i 
IINT.REGS L SetUp I 
I Algorithm I Transfer 
+ 
(.CMD EPR}-
Ilniual Cif.. I Transfer 
+ 
(CMD EAD 
Figure 6.6: rCSP's boot sequence performed by the embedded CPU 
rCsP 6001 
(Iesla'gorlthm) 
Figure 6.7: rCSP's test sequence performed by the embedded CPU 
Commanding loop 
Once the processors and peripherals have been successfully booted and configured, the 
software enters into the commanding loop (see Figure 6.8). The commands are usually 
introduced through a console device (e.g. a keyboard) and sent to the embedded 
CPU via UART. Then, depending on these inputs, a particular set of commands 
are sent to the rCSP such as RUN, STOP, RESET, BOOT, READ_SENSORS, etc. These 
standard commands are already implemented but the control designer can implement 
new commands for a particular application. The implementation of a new command 
is done by introducing a new case statement in the commanding loop. 
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Figure 6.8: Commanding Loop structure 
The following code sketches a section of the actual commanding loop located in 
the main. c file: 
while (true) { 
ch-getcharO; 
switch (ch) { 
} 
} 
case c_IL_CHD_START: 
\\ Commands the reSP v3.0 to start the execution of 
\\ the control algorithm and starts the adaptation Timer 
.IL • CMD_RUNj *IL - CHD_NOP: 
Timerl_Start(); break; 
case c_IL_CHD_STOP: 
\\ Commands the reSP v3.a to stop the execution of 
\\ the control algorithm and stops the adaptation Timer 
.IL • CHD_STPj _IL • CHD_NOP; 
Timerl_Stop()j break: 
case c_IL_CMD_READ_SENSORS: 
\\ Commands the resp v3.0 to retrieve the current reading 
\\ of a particular sensor 
Console_Data(Read_Sensor ( . . » j break: 
case : ... 
otherwise : ... 
As can be seen, the structure of the commanding loop is very clear and the standard 
functionaiities are already included. The constants associated with each command 
(e.g. c_IL_CMD_STOP) are defined in the header file app_name. h. 
Without losing generality the commanding loop has been implemented by polling 
the UART. This simplifies the software structure and serves as proof of concept. 
Polling can be implemented in different ways but perhaps the easiest one is to use 
the C function get_charO, which in embedded CPU technologies is usually inter-
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faced with the UART. Otherwise, it is simple to read directly the UART registers. 
Appendix xxx provides a basic introduction to the programming techniques required 
to access register-mapped peripherals in C. 
Reading Sensor and State Variables 
In order to access the sensors (or digital inputs) values and state variables stored in 
the rCSPthe following functions are provided: 
struct lRAM_Reading Read_Dual_Sensors(struct lRAM_Request iram_req) 
unsigned int Read_Sensor(unsigned int sensor_nr) 
unsigned int Read_Single_STV(unsigned int addr) 
As the names suggest, the first one retrieves two different sensors' (or inputs') readings 
together, the next one returns only one sensor reading, while the last one retrieves 
the value of a particular state variable. The reason to retrieve two sensors' readings 
simultaneously is that often the decision that triggers the adaptation process depends 
on the ratio of two different sensors' values. Retrieving two values at the same time 
is possible since the input/output data word length (usually 8,10, or 12-bit) is much 
smaller than half the size of the AMBA data bus. A more detailed description of these 
functions together with their related structures can be found in Appendix C. 
Adaptation 
The adaptation process is executed at regular intervals triggered by a Timer interrupt. 
When such interrupt arrives, the processor starts the execution of the adaptation 
routine depicted in Figure 6.9. In order to define how often the adaptation process 
should be executed, the following function (defined in the module cpu_irq. c) is used 
to set up the adaptation frequency: 
As mentioned before, a gain scheduling scheme is implemented in the module 
cntLadaptation. c. Different adaptation schemes can be added into this module and 
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the selected one(s) should be called within the Timer1's interrupt handler (located in 
the cpu_irq. c module). In its simplest form this handler has the following code: 
void timerO_irq_handler(void) { 
My_Adaptation_Method_Routine(); \\ defined in cntl_adaptation.c 
} 
Often, the sensors' readings are filtered (e.g. averaged over a particular period of 
time) before being used. Two window average filtering routines are available in the 
module cntl_data_fil ters. c and can be used as a templates to implement new ones. 
The structure of a generic adaptation routine is presented in Figure 6.10 (scales are 
SelecVCalcula!e 
New Coefficients 
Transfer 
Coefficients 
Figure 6.9: Generic adaptation algorithm called periodically by the Timer's IRQ 
not real). The adaptation routine is periodically called every Ta seconds. Assuming, 
for instance, an adaptation frequency of 10 Hz, this diagram depicts the different 
actions taken during the Timer interrupt execution, which should last less than Ta = 
0.1 seconds (Talk] = k . Ta). In general, when the Timer's interrupt arrives the 
CPU prepares to jump to the interrupt handler code. Once the execution of the 
adaptation routine starts it reads some sensors' values and/or state variables stored 
on the rCSP and sends them to the U ART for monitoring purposes. Then it processes 
them (e.g. applying some kind of filtering) and upon the results obtained it decides 
whether the operating point has changed or not. If the operating point remains the 
same, the adaptation routine finishes. Otherwise, a new set of coefficients is either 
selected (gain scheduling) or calculated in real-time and as soon as they are ready they 
are transferred to the rCSP, using the commands described in Chapter 5. 
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Figure 6.10: Action schedule within the Adaptation IRQ 
6.4.3 LEON-specific software issues 
The following lines briefly summarise the main software issues particular to the LEON 
architecture and cross-compiler system. 
• Cross-compiler system: 
LECCS is the cross-compiler system provided with the LEON processor. De-
tailed information about it can be found in [44J. LECCS extends the gee com-
piler to support the LEON and ERC32 processors. 
Syntax example: 
sparc-rtems-gcc -02 -mv8 entl_data_filter.e 
• Interrupt installation: 
In LECCS, the standard C-library has been extended to include interrupt sup-
port. The function to be used as interrupt handler is assigned through the 
function call: 
extern void *cateh_interrupt(void fune(int irq), int irq); 
An example: 
eat ch_interrupt (timerl_irq_handler , TIMER1_IRQ); 
• Accessing the UART. 
The system's stdin/stdout (standard input/output) are mapped into the UART 
A. Therefore this UART can be accessible via the usual C stdio functions (e.g. 
get char 0 , printf 0, etc.). 
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6.5 Monitoring and Commanding the System-on-
Chip solution 
In order to provide a graphical interface for commanding and monitoring the SoC 
solution, a Java-based on-line tool has been developed. This tool: 
• Has been developed with 100% Sun's Java compatible code, allowing its porta-
bility to any computer system that supports Java2 and serial communication. 
• Allows the graphical monitoring of the selected state variables' and sensors' 
evolution. 
• Allows the commanding of the system-on-chip solution. 
• Makes it possible to parameterise different aspects of the communication (ports, 
speeds, etc.) and the graphical representation. 
• Includes a console where the text messages sent by the embedded software are 
displayed. This messages can be used, for instance, to record the system's ac-
tivity or to communicate with a human operator. 
The tool differentiates between a console message and a value to be graphically 
displayed by the structure of the information sent through the U ART. The latter has 
the following structure (each element in brackets has 1 byte length): 
(Identifier) (Variable Number) (High-bit Value) (Low-bit Value) 
The brackets used above are introduced for clarity and they are not actually trans-
mitted. The default Identifier is the @ symbol. The Variable Number is an index 
that links a particular display window with a particular state variable. Since U ART 
based serial communication is byte-based, and the values sent by the CPU are 16 bits 
wide, they are first split into two bytes and the transferred in the order previously 
shown. By inspecting the module console. c the actual details of such a process can 
be found. 
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Figure 6.11: Snapshot of the Java-based tool monitoring the controller and the system 
status. 
Any data sequence sent through the UART that does not start with the (0 identifier, 
is understood as a console message. For example, if the data sequence 
(0 Ox01 OxOO OxFF 
is received through the UART, the tool interprets it as a value (OxOOFF=255) to be 
graphically displayed on the window number 1. On the other hand, a data sequence 
such as "This is a console message" will be just printed out on the console 
window. 
6.6 System-on-chip implementation figures 
The implementation of the system-on-chip solution has been performed with the 
rCSP's standard configuration, using the FPGA technologies listed in Table 6.4. Ap-
pendix A presents an overview of the main architectural parameters of these devices. 
Leon has been implemented with 4 kbytes direct-mapped instruction and data caches 
with line size 8 and random replacement policy. The synthesis tool used was Synplify 
Pro v. 7 . 3.1 (Built: Jun 2 2003) from Synplicity, and the place & route tool 
used was Xilinx's ISE (Integrated Softvare Environment) v. 6.1. 
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Vendor Technology Part Package Speed Grade 
Xilinx Spartan-lIE XC2S600E FG456 -6 
Xilinx Virtex-II XCVlOOO BG575 -6 
Table 6.4: Targeted FP GAs 
Speed figures 
The post place fj route clock frequencies obtained for the targeted FPG A technologies 
are summarised in Table 6.5. Note that LEON and rCSP's core are clocked at the 
same frequency. 
Clock PWM-clock rCSP instruction 
Technology Part (MHz) (MHz) delay (ns) 
Spartan lIE XC2S600E 31.5 110 31.746 
Virtex2 XCV1000 70 230 14.285 
Table 6.5: rCSP's clock frequencies 
Table 6.6 quantifies the sampling frequencies achievable by the system-on-chip so-
lution for a particular FPG A technology. The control algorithms implemented are the 
same ones used in Section 5.8. 
Spartan-lIE Virtex-lI 
Model XC2S600E XCV1000 
Single Magnet 617 KHz 1.372 MHz 
Filter (4th order) 2.250 MHz 5.000 MHz 
Filter (16th order) 630 KHz 1.400 MHz 
Filter (46th order) 225 KHz 500 KHz 
Fly-by-wire controller 1.575 MHz 3.500 MHz 
HOD controller 1.211 MHz 2.692 MHz 
Table 6.6: Maximum sampling frequency figures 
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Complexity figures 
The complexity figures of the system-on-chip solution are summarised in Table 6.7. 
As can be seen, the whole system-an-chip solution can be successfully implemented in 
Iow-cost FPGA technologies such as Spartan-lIE. 
An RTL view of the system-an-chip solution generated by the synthesis tool is 
presented in Figure 6.12. 
Spartan-lIE Virtex-lI 
XC2S600E XCV1000 
Logic Utilisation 
o Number of Slice Flip Flops 2,568 (18%) 2,561 (25%) 
o Number of 4 input LUTs 7,622 (55%) 7,116 (69%) 
Logic Distribution 
o Number of occupied Slices 5,556 (80%) 5,118 (99%) 
Total 4 input LUTs 9,754 (70%) 9,205 (89%) 
... used as logic 7,622 7,116 
... used as a route-thr. 196 153 
... used for Dual Port RAMs 1,936 1,936 
Number of bonded lOBs 224 (68%) 226 (68%) 
Number of Block RAMs 30 (41%) 14 (35%) 
Number of MULT18X18s N/A 2 (5%) 
Number of GCLKs 2 (50%) 2 (12%) 
Table 6.7: System-on-chip solution's complexity figures for the selected Xilinx devices 
LEON complexity and speed figures 
In order to give an idea of the resources used by the LEON processor (as configured in 
Figure 6.4) and the performance that it can achieve on a particular FPGA technology, 
the following post place & route figures are provided. They correspond to the LEON 
processor implemented alone on the selected FPGA device. The clock frequency figures 
are presented in Table 6.8, while the complexity figures are provided in Table 6.9. 
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Clock Clock 
Technology Part (MHz) (ns) 
Spartan lIE XC2S600E 36.3 27.513 
Virtex2 XCVI000 80 12.5 
Table 6.8: Clock frequencies for LEON 
Logic Utilisation 
o Number of Slice Flip Flops 
o Number of 4 input LUTs 
Logic Distribution 
o Number of occupied Slices 
Total 4 input LUTs 
... used as logic 
... used as a route-thr. 
... used for Dual Port RAMs 
Number of bonded lOBs 
Number of Block RAMs 
Number of MULT18X18s 
Number of GCLKs 
Spartan-lIE 
XC2S600E 
1,546 (11%) 
5,185 (37%) 
3,653 (52%) 
6,435 (46%) 
5,185 
98 
1,152 
215 (66%) 
18 (25%) 
N/A 
1 (25%) 
Virtex-II 
XCV 1000 
1,549 (15%) 
4,937 (48%) 
3,515 (68%) 
6,148 (60%) 
4,937 
59 
1,152 
216 (65%) 
6 (15%) 
0(0%) 
1 (6%) 
Table 6.9: LEON's complexity figures for the selected Xilinx devices 
6.7 Summary 
This chapter presented the system-on-chip control solution developed in this thesis. 
Due to the device-independent nature of the architecture, its implementation was 
described assuming the LEON processor as embedded CPU. The particularities of 
the embedded software architecture and the system-an-chip interfacing were also ad-
dressed. The chapter concluded with the system-an-chip implementation figures in 
terms of speed and complexity. 
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Figure 6.12: Annotated RTL view of the system-on-chip solutions 
Chapter 7 
rCSP-based Design Methodology 
and rCSP Development Suite 
7.1 Introduction and Objectives of the Chapter 
It is been said that research in any area is 1% inspiration and 99% perspiration. 
A similar remark applies to digital control. In particular, a real control problem 
usually involves 49% understanding the process and objectives, 49% creating a suitable 
software environment for control, and only 2% calculating the control law [39]. This 
traditional working method could be improved if the 49% of time expended in the 
hardware/software co-design process could be automated. 
This chapter presents the methodology and design flow developed in this thesis for 
designing and implementing rCSP-based embedded real-time digital control systems. 
Such a design flow automates most of the intermediate steps required to transform 
a system description into a fully functional hardware-software implementation. This 
will be illustrated by two implementation examples, namely a digital flight controller 
and a hard disk drive (HO~) controller that includes Kalman filtering to provide an 
estimation of the HOD's head position in presence of measurement noise. 
The objectives of this chapter are to: 
• Introduce the methodology and design flow developed in this thesis. 
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• Clarify this methodology and demonstrate its efficiency, by presenting two de-
tailed design examples . 
• Present the rGSP Development Suite which is designed to support and automate 
the different design-to-implementation stages of a rCSP-based control system. 
7.2 Traditional Approach 
Five main steps can be identified in the process of designing and implementing an 
embedded digital control system. 
1. The system is modelled and an appropriate control law is obtained by means of 
suitable control design techniques. 
2. The controller is discretised (if designed in the s-plane) and its real-time equa-
tions extracted. 
3. These equations and other software routines (such us communication between 
modules, output modulation, register access, etc.) are encoded (usually in C and 
assembly language) for a particular processing technology such as DSP, MCU or 
microprocessor. Sometimes, especially in high-performing real-time applications, 
the computational load requires the use of some extra hardware units (such 
as vector units, coprocessors or parallel architectures) in order to achieve the 
required sample rates. 
4. The hardware-software platform is simulated and tuned-up until the required 
performance is achieved. 
5. The control system is physically implemented on a Printed Circuit Board (PCB) 
where the different elements are interconnected. The PCI3 is tested for physical 
and lay-out problems and after the required reworking is embedded into the 
system to be controlled. 
These steps involve a highly iterative process, where many different factors are 
at play. Furthermore, the programming of the system and its tuning-up requires 
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the design of hand-crafted application- and architecture-dependent software modules, 
usually in a mixture of C and assembler. As can be seen, this approach requires highly 
interdisciplinary skills in terms of hardware, software and real-time control co-design. 
Furthermore, the amount and complexity of the software that needs to be written 
(often architecture dependent) is usually an error-prone task that will lead to a later 
debugging process. Different control solutions require different levels of performance 
which often imply the use of different processing devices (depending on the application 
and budget) from different vendors and families. This translates into different PCB 
layouts, architectures with different pinning, different voltages, and different low-level 
programming issues among others. 
7.3 Design-to-Implementation Methodology 
Chapter 5 presented the rCSP, an application specific processor targeted for high-
performance embedded real-time control. However, the processor alone does not re-
lieve control designers from the above-described tedious and error-prone system pro-
gramming and tuning tasks. Therefore, one of the main goals of this research is to 
analyse the feasibility and role of automated (thus error-free and highly optimised) 
software and hardware generation, in other words, to study how much of the design-
to-implementation load can be taken away from the control designer by a suitable 
software tool made to support the development of rCSP-based control systems. As 
a result, this chapter presents a design-to-implementation methodology based on the 
rCSP Development Suite, a software tool developed in this thesis that allows the 
programming of the system directly from a controller block diagram description, thus 
automating steps 2,3 and 4 presented in previous section. Its interlinked iterative 
design process allows any changes in the hardware, software or control parameters to 
automatically adjust the rest of the system. 
The steps required in the design-ta-implementation methodology proposed in this 
thesis are outlined below and summarised in Figure 7.1: 
1. System Description. In many cases, the design of a controller is not a time 
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demanding task. In some cases, this controller already exists (usually in analogue 
form) and it must be converted into a digital format. If high sample rates are 
required, a delta operator based controller description would often provide a 
more numerically robust solution, although in many cases the control designer 
may only be proficient in using the shift-operator based transform. Whatever 
the case is and the controller internal description, the rCSP Development Suite 
takes this description and automatically generates the real-time control equations 
(in delta form), calculates the coefficients and cross-compiles such equations into 
rCSP's assembly and machine code. 
2. Control law validation. Once the control law is generated, the control system 
is simulated (for example in the s-plane) in Simulink, using traditional Simulink 
libraries. 
3. Real-time equations validation. Then, the controller is replaced by the soft 
version of the rCSP model which uses MATLAB's floating-point arithmetic. 
The system is simulated again and its response is compared with the original 
one. Mismatches between the original system's outputs and the real-time ones 
are most likely due to some mistake in the parameters given to the software 
tools such as desired sampling frequency or number of control inputs. However, 
numerically ill-conditioned controllers would also produce a mismatch. 
4. Coefficients' quantisation validation. Once the real-time equations have 
been validated, the next step is to validate the coefficient quantisation by se-
lecting them as active coefficients. If the simulation is not successful a different 
arithmetic unit configuration should be sought, which will translate into a larger 
coefficient word length implementation. In the unlikely case that the system's 
response is still inadequate (for a selected arithmetic unit configuration), the 
sampling frequency should be reviewed and decreased. It is also worth checking 
the scaling of the original model. Sometimes, analogue controllers may include 
a chain of very big gains that can propagate quantisation errors. 
5. Finite Word Length (FWL) arithmetic validation. At this stage, the con-
trollaw, real-time equations and coefficients' quantisation have been validated. 
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Now the last step is to validate the actual hardware's arithmetic by replacing 
the rCSP's soft model by the rCSP's hard model and simulate the control sys-
tem again. This model mimics the actual hardware arithmetic processing and 
therefore will spot any possible FWL related effect. This simulation is slower but 
accurate. Usually output mismatches at this stage are due to controller scaling 
problems and/or state variables' inadequate word length. These parameters can 
be easily changed in the software tools and the system immediately re-simulated. 
N 
N 
y 
N 
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Figure 7.1: Proposed design-te-implementation methodology 
Once the FWL arithmetic has been validated, the system is ready to be pre-
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grammed. If a stand alone controller implementation is selected, the software tool will 
generate a synthesisable boot module (in VHDL) with the required logic to interface 
the rCSP processor, transfer the control law and coefficients and start the control 
law execution. If a SoC solution is selected, the appropriate ANSI-C libraries are 
generated to interface and programme the different rCSP's modules. Those libraries 
are portable between different platforms so the design is not restricted to a particular 
CPU model or vendor. Once the libraries are generated, they just need to be compiled 
and linked with the control templates provided with the SoC solution (see Chapter 6). 
7.4 rCSP Development Suite 
This section describes the different modules that comprise the rCSP Development 
Suite. Details regarding its installation and launching can be found in Appendix 0.3. 
7.4.1 Main Application Window 
The main application window gathers under a common graphical user interface a 
variety of rCSP software modules such as cross-compiler (rcspcc.m), memory and 
coefficients' explorer, assembler and machine code viewer, arithmetic unit editor and 
a log window. By means of this tool a MIMO control algorithm can be described, 
discretised (if required), its real-time equations extracted and cross-compiled, and the 
required embedded software (and/or synthetisable boot logic) generated. Figure 7.2 
presents the main application's window divided into five different sections that will be 
briefly described below. The practical examples provided in Sections 7.6 and 7.7 will 
further clarify the use and purpose of the different modules of this tool. 
(a) The Menu Bar 
The different menus are presented unfolded in Figure 7.3. The File menu is used to 
create, load or save a project. It also allows the user to change the project description 
parameters, to load and save different controller descriptions as well as finishing the 
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Figure 7.2: MIMO System Development 
tool execution. The View menu allows to select which information should be shown 
on the screen (i.e. assembly code, machine code, memory structure) and enables or 
disables console messages and the log window. The Discretising Method menu allows 
the user to choose the discretisation method that will be used for generating the 
system's coefficients. The methods implemented are a subset of MATLAB's supported 
ones in its c2dm function, namely: zero-order-hold, bilinear transform (or Thstin) 
and matched pole-zero method. The Block Type menu allows the user to specify the 
--
- - MWr.~cOd;Word ~",,--
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Figure 7.3: Menu Bar unfolded 
general kind of system used in the block diagram description. The supported system 
types are: Continuous system (Laplace transform), Discrete Z-transform and Discrete 
Delta-transform. Mixed-type system description is possible as well as state-space 
representations. The Hardware Configuration menu is in charge of setting up certain 
processor parameters related with its arithmetic unit and the code generation. Table 
7.1 describes the different items contained in this menu. 
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Menu Item Description 
Always Adjust Code Word Length rr checked, the generated code word length will be adjusted even if 
the resultant size is < 32 bits. 
Adjust Frequency (NOP n) If checked, the generated code will include wait cycles in the form of a. 
NOP n instruction to adjust the control control law's execution speed 
to the rCSP's clock. 
159 
Generate Coefficients If unchecked, when the Generate Software Button is pressed. the real-time 
equations, memory structure and instruction's code are generated, but not 
the actual coefficients' value. 
View/Modify AU Configuration It opens the arithmetic unit configuration window (see Figure 7.4) 
Saturated Arithmetic If checked, the arithmetic unit will use saturated arithmetic. 
Reset AU Configuration It resets the arithmetic unit to its standards configuration. 
Table 7.1: Hardware Configuration menu items 
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Figure 7.4: Arithmetic unit configuration window 
Once the system is simulated and the results are satisfactory, the Implementation 
menu allows the user to select the type of controller implementation required for the 
present application. If the Embedded System Programming menu-item is selected, the 
tool will automatically generate the required software libraries (in ANSI-C) that allow 
the embedded CPU to programme, interface and control the rCSP. These libraries 
will be linked with the rest of the CPU embedded software and will provide a full 
SoC embedded software solution. If there is no embedded CPU to control the rCSP, 
then the VHDL Boot Module Generation menu-item should be selected. In that case, 
the tool will automatically generate a synthesisable (VHDL) boot module that will 
transfer the control law and coefficients to the rCSP, starting its control execution 
afterwards. The About menu provides information about the author and some basic 
description of the software suite. 
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(b) Implementation Parameters 
This area allows to define the sample frequency, the number of inputs and targets as 
well as the actual frequency (in MHz) that the rCSP will be clocked at. 
(c) Control System Description Area 
Control systems are often composed of a number of subsystems that are interconnected 
to form block diagrams of larger systems. A subsystem can be represented by a block 
with an input, an output and a transfer function (SISO). For instance, the system 
shown in Figure 7.6 is made of a number of these type of subsystems. Another type of 
subsystem can be a MIMO subsystem, represented by its state-space equations. Fig-
ure 7.5 provides a Simulink representation of such subsystems. In order to implement 
a control system into the rCSP, its cross-compiler must be provided with the real-
time control equations. In order to facilitate this task, the control system can be easily 
described in the Control System Description area using a block diagram like repre-
sentation. Then, the software tool will automatically generate the real-time equations 
based on this description. 
In 
Input 2 
)(n)oC>(n»Du(n) 
>(n+1)oA>(n»eu(n) 
Dlsoret. St,te·Sp.lce 
Out ut 1 
CuIPI' 2 
Figure 7.5: MATLAB's representation of a MIMO subsystem 
The notation accepted by the Control System Description area to describe SISO 
subsystems is presented next: 
1. Input * Sindex(order) = Output. This represents a single block whose output is 
equal to the product of its transfer function times its input. The index (integer) 
provides a way to enumerate and differentiate each block. The parameter order 
(integer) refers to the order of the systems. 
2. Signal, + Signah + ... + Signaln - Signaln+l - ... - Signalm = Output. This 
represents a summing junction of m signals, where the value of n of them is 
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added and value of the rest of them is subtracted. 
3. Inpuh INT;ndex(gain identifier) = Output. This notation allows to describe a 
proportional integrator (PI). 
4. Input * GAl Nindex(gain identifier) = Output. This expression is used to rep-
resent gains in the system. The gain identifier is a string that would be used by 
the cross-compiler as symbol to refer to this particular coefficient. 
In order to include discrete MIMO subsystems in the Control System Description area, 
the following notation should be used: 
1. [Inputl, Input2, ... J *MIMoindex (identif ier) = [outputl, output2, ... J 
General discrete MIMO subsystem as described by Equations (2.13) and (2.14) 
in Chapter 2. The discretisation method is not specified, hence it can implement 
any type of formulation. 
2. [Inputl ,Input2, ... J *ZMIMo2DELindex(identifier)= [outputl, Output 2 , ... J 
This command allows the user to generate automatically delta-based implemen-
tations of subsystems generated with the Z-Transform. 
Comments can be introduced by starting a line with either the # or - character. The 
notation previously shown allows any LTI system to be described in a very intuitive 
and effective way. In order to illustrate the description of a general system using this 
notation, the block diagram represented in Figure 7.6 will be used as an example. This 
system has the following properties: Ul, U2 and U3 are inputs; SI is a third order 
filter, S2 is a proportional integrator with gain Ki and S3 is a second order filter; S4 
is a first order filter and the output V is preamplified by a gain K. 
This system can be readily described in the Control System Description area as: 
# System Description Example 
# --------------------------
IN1*St(3).yl 
IN2*INT1(Kl)·y2 
INS*S3(2).y3 
yl+y2-yS-u4 
u4*S4(1)·y4 
y4*GAINCK)-Outl 
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• IN1~1 
e-IN2~Y2+ 
e--IN3~Y3 
4~Y4~utl-+O 
Figure 7.6: Block diagram representation of a 3 input 1 output MIMO system 
162 
Once the block diagram has been defined in the Control System Description area, the 
next step is to provide the software tool with the internal description of each subsys-
tem. This is done by tailoring the genControllerCff.m template for the particular 
application, including it afterwards within the project's search path (defined in the 
project parameters menu). Figure 7.7 shows an extract of this template. In order to 
31 
32 -
33 -
34 
35 
36 
37 -
3B -
39 
40 -
41 
42 -
43 
44 
45 
46-
47 -
4B 
49 -
50 
51 
% .. = .... Edit ONLY ",here indicated ===== 
for:: 1·1:1enQth(po~), 
switch pOll(1) 
\ ••••••••• _~c================== ••• _ ••••••••••••• =============== 
\ ••••••••••••••••••• Transfer:: Function Blocks ••••••••• ~ •• ==a •• 
csse (kT'_IDX+ll ~ Subsystea 1 
d1:1pl 'Block DI!!:!lcr::iption (SubsysteIll 1)' I; \ Optional 
\ Enter:: numerator:: and denominator:: In this line 
[e.,b,C,d]-genBlockCff(pr::oc_nr::,numer::e.eor::,denOminator::,block_type,Ts); 
\ DO NOT EDIT the :rest of this CASE 
cff_e.rr::ay.[cff_ar::r::ay; c;d;a;b ]; 
% .................... = •• = ••••••••••••••••••••••••••••••••••••••• 
GAH!S 
~ •••••••••••••••• a •••••••••••••••••••••••••••••• ==.====~C=====D 
case (kGAIIl_IDX+l) ~ GAm 1 
d1~p('Ga1n Desc~ipt1on. Fo~ example: Gain (K_aY_'iI'ain) '); 
~ Modify only the value of "K_uy_qain" in this line 
Cff_aIraY.[Cff_aIray; K_my_qain]; 
nm::GRATORS 
52 ~ ••••••••••••• a====z==== ••••••••••••••••••••••••••••••• _.c===_. 
53 - ca~e (kIlIT_:IDX+l) ~ Pt::oportional INTEGRATOR 1 of gain "K_inc3ain" 
54 - d1~p ( 'Inteqrator Description'); % Optione.l 
55 '" Modify only the value of "K_int_'iI'ain" in this line 
56 - cff_array-[cff_art::ay; K_int_qainwTs]; 
Figure 7.7: An extract of the genControllerCff . m template 
define the integrator INT1(Ki) from Figure 7.6, only the template's line 56 needs to 
be modified, replacing K_int_gain with Ki's value. In the same example, the gain K 
should be provided in the template's line 49, replacing K_my _gain. In the same way, 
the subsystem S1 can be defined in the template's line 40, replacing numerator and 
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denominator by the actual values of this particular transfer function. Subsystems 
of higher index can be added just by creating a new case with the same structure 
(Le. copy-paste from the template's code) and changing the indexing. The indexing 
is represented on every case statements case (kxx_IDX+n) as n. All these concepts 
will be clarified in the examples included at the end of this chapter. 
(d) Processor Selection Drop List and Buttons 
Multi-rCSP control applications can be developed using the MIMO Control System 
Development application. The Multiprocessor List button opens a window where the 
list of rCSP processors used in the current project are shown. This window allows 
the user to add, delete and rename the processors in that list. The rCSP Processor 
drop list is used to select/activate a processor from the list. The controller description 
and selected implementation parameters act only on the selected processor. The latest 
changes can be made available to the active processor by pressing the Apply button. 
Once a valid control description is provided to the processor, together with the 
implementation parameters, the Generate Software button starts the compilation pro-
cess. First, the real-time equations are extracted from the controller description. Then, 
these equations are sent to the rCSP's cross-compiler, which generates the coefficients, 
the rCSP's software and memory structure. 
(e) Real-Time Equations Area 
After compilation, the generated real-time equations are shown in this area. In order to 
give full control over the generation process, the real-time equations can be edited and 
assembler code can be also included. However this feature is included for experimental 
development and should not be needed in general. 
7.4.2 Memory Structure Module 
The Memory Structure module provides not only a means of displaying the resultant 
rCSP memory structure, but also a link to the simulation modules. This interface is 
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divided into four different areas (see Figure 7.8(a)) described in Table 7.2. 
:tJt , 
(a) (b) 
Figure 7.8: Memory Structure general window and coefficients' value display 
7.4.3 
Area Description 
Processor's List The information displayed in this window is related to the selected processor 
State Variables The memory structure of the state variables and inputs is here presented. 
Coefficients 
Export Button 
From this list, the user should choose the controller's outputs 
The coefficients' memory structure is shown here. 
Right-click button on the list to open a context menu that allows to 
display the coefficients' values and their quantisation error (see Figure 7.8(b)) 
on a separate window. 
This button updates the rCSP's assembly and machine code including 
the selected write instructions and makes this changes available 
for simulation. 
Table 7.2: Memory structure module interface description 
Simulink's rCSP Models 
164 
In the last few years, Simulink has become the most widely used software package 
in academia and industry for modeling and simulating dynamic systems. Simulink 
provides instant access to MATLAB's extensive variety of resources, and therefore to 
the functionalities implemented in the rCSP Development Suite. 
In order to integrate the rCSP processor within Simulink, two different models 
of the processor have been implemented and made available as a Simulink library 
(rCSPv30_LIB .mdl). These models (see Figure 7.9) differ in only one aspect, namely 
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the modeling of the arithmetic unit used during the simulation. Each model possesses 
two input ports (Le. coefficient set and input signals) and two output ports (Le 
output data and number of algorithm's cycles executed). This library also includes 
three types of coefficient block. The first one (red) contains the controller coefficients 
represented with MATLAB's full precision (Le. 32-bit/64-bit floating-point precision). 
In the second one (orange), the coefficients are rounded to the actual precision of the 
selected arithmetic unit configuration, and stored in decimal format. The third one 
(grey) contains the actual binary representation use by the actual hardware of the 
rounded coefficients. 
&11 
rCSPv3.0 Soft. 1 rCSPvl.OHard.1 H~rd CFF 
Figure 7.9: Simulink's rCSP models and coefficients modules 
The characteristics and use of the two rCSP models are described next: 
• Software-based arithmetic unit model (soft model). In this model, the arithmetic 
operations are simulated using MATLAB's standard 32-bit floating-point arith-
metic. No binary strings are used either to represent the coefficients, or the state 
variables, or the algorithm code, hence obtaining a fast simulation. This model, 
when used in combination with the red coefficients block, allows the user to test 
the quality of the algorithm disregarding the numerical errors that the finite 
word length arithmetic used by the rCSP may introduce. If the model is used 
in combination with the rounded coefficients block, then it allows the user to 
analyse the effects that the coefficient's quantisation alone has over the system's 
response . 
• Hardware-based arithmetic unit model (hard model). When this model is used, 
all the variables, coefficients and code are treated as binary strings. The arith-
metic operations are performed using the rCSP's hybrid arithmetic and specific 
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word length. This model behaves numerically the same as the real hardware 
implementation and therefore it is of primary importance for the validation of 
the design. Due to its internal modeling of the arithmetic unit, all the numer-
ical issues related to the use of finite word length arithmetic (for coefficients 
and state variables representation) will be detected (e.g. overflow, sign change, 
quantisation, etc ... ). 
7.5 Design Flow 
The design and implementation concepts previously described in this chapter can be 
summarised in the design flow shown in Figure 7.10. In this figure, the partitioning of 
tasks between the control engineer and the rCSP Development Suite is clarified. 
System's 
Modelling 
Controller's 
Design & 
Description 
Arithmetic Unft's 
Finite Word Length (FWL) 
Configuration 
. Control Engineer 
• Controller DlscrelisatJon 
• Real·Tlme Equations Generation 
• Coefficients Generation 
• Memory Structure Generation 
Software (It 
Controller Programming 
(Conlrol Lawt 
Simulation & FWL 
Figures 
Software (11) 
System Programming 
Hardware (IV-; 
Boot MOdUli:>:' 
/,' ' / 
Figure 7.10: rCSP Development Suite-based design flow 
As can be seen, the design-to-implementation methodology presented in this thesis 
allows control engineers to focus on their field of expertise (controller design), leav-
ing the high-performance embedded implementation issues to the software tool. The 
designer provides the tools with a description of the controller (for example in the 
s-plane) and a set of implementation parameters (e.g. sampling frequency, arithmetic 
unit configuration, etc:.), and it is the tool's duty to generate a discrete model of the 
system (based on the modified canonic J form, for better real-time performances), to 
obtain the real-time control equations, to programme the rCSP, and to generate the 
memory structure and the control coefficients. In order to do so, the tool integrates 
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with and automatically operates the rCSP-cross-compiler, which transforms the real-
time control equations into rCSP assembly and machine code, providing a memory 
description map, hardware utilisation and quantisation figures. 
The simulation of the system is linked with the compilation results and therefore it 
can be automatically started. Since such a simulation is based on the Simulink tool box, 
which is the de facto industry standard tool-set in the aerospace and automotive 
fields among others, there is no need to port the existing system model and control 
environment into another tool, thus saving extra time and effort. The simulation can 
be done at different levels, providing a highly intuitive way of testing and tuning the 
system just by changing parameters, without the need of any system's coding. 
Once the control system is simulated and tuned, traditional development methods 
would require some code to be developed to boot and initialise the system, and to bring 
it to its initial working point. As shown in the design flow presented in Figure 7.10, 
this is part of the software tool's tasks, and therefore it is automated. In the case of a 
system-on-chip application, the tool generates ANSI-C libraries capable of booting the 
rCSP, adapting its coefficients and interfacing its different memory-mapped modules. 
These libraries are architecture independent and therefore portable between different 
embedded CPU architectures. Once these libraries are generated, they just need to be 
compiled and linked with the control templates provided with the SoC solution. These 
templates are real examples of different adaptive techniques, data filtering routines 
and user interaction schemes ready to be used. In case the rCSP is used without an 
embedded CPU, the tool generates the required synthesisable logic (VHDL) to boot 
the rCSP and start the execution of its algorithm. 
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7.6 Design Flow Example (I): F14 Autopilot Flight 
Controller 
This example provides a step-by-step guide to the design and implementation of a 
digital embedded controller based on the rCSP processor. This example will: 
1. Exemplify the utilisation of the rCSP Development Suite. 
2. Demonstrate the description of a control system in the software tool. In this 
particular example an analogue controller is used as source to programme the 
rCSP. 
3. Clarify the different steps needed in the design an implementation of an embed-
ded digital controller, demonstrating the automation of the steps described in 
the thesis. 
4. Demonstrate the numeric robustness of delta formulated controllers that allows 
their coefficients to be implemented with a minimal amount of bits. 
7.6.1 System Overview 
The goal is to design and simulate an aerospace control application: a digital flight 
control system for the longitudinal motion of a Grumman Aerospace F-14. This sys-
tem is adapted from a MATLAB example provided as a Simulink demonstrator for 
aerospace applications. 
The basic elements that comprise this system are: 
• Pilot. On a fly-by-wire system, the pilot actuates on the commanding stick 
setting the desired trajectory of the plane. In this particular example, the pilot 
commands the longitudinal movement of the plane (Le. angle of attack). In 
the simulation, the stick can be manually commanded or set to perform a cyclic 
path . 
• Wind Gust Model. This block models the Wind Gust using a Dryden model. 
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Pilot Oryden Gust Model Plane Model 
Figure 7.11: Main components of the system to be modelled 
• Plane model. In this example, the plane is modeled as a 3 input - 2 output 
MIMO system . 
• Autopilot system. The Autopilot system acts as a servomechanism trying to 
make the plane to follow the target set by the pilot. It is originally designed as 
3 input - 1 output analogue controller. 
7.6.2 Analogue autopilot subsystem 
The original analogue design of the controller is shown in Figure 7.12. In this example, 
this controller will be digitally implemented in the rCSP. 
Eire ~dit 1l.Iew ~lmul1!ltlon f2rmat Iools ttelp 
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Analogue Controller 
Figure 7.12: Analogue Controller Block Diagram 
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7.6.3 Digital autopilot formulation 
Describing the controller 
Once the new project is created (see Figure 7.13), the next step is to generate a digital 
version of the analogue autopilot. 
} J>rt.joot ConUt.ur.tk>n _ ~ (.Jn~1 
'-"-
I RFUDIObI~ ."- ~"-
~ ~ 
. 
"'d_ ~'''''''''''''''\PhDV. ___ ~14\ . _ ~ I 
~ .... '~ 
~H.J<IIPY:t. ........ I 
F:"~ 
" 
II-'!..J~I 
Figure 7.13: Project Configuration window 
Following the syntax presented in Section 7.4.1 the description of the analogue 
controller's block diagram (see Figure 7.12) is provided into the Control System De-
scription area, as shown below: 
# •••••••••••••••••••••••••• 
# F-14 Digital Autopilot .. 
# ••••••••• R •••••••••••••••• 
Stlck*Sl(l)-yl 
Alpha*S2(1)·y2 
q*S3(O-y3 
y2*GAIN2(Ka)"'y2g 
y3*GAIN3(Kq)-y3g 
yl-y2g-y3g=u_int 
u_lnt*INT1(Ki)-y_lnt 
u_int*GAIN4(Kf)-yg 
y_int+y~El.vator 
In order to fully describe the control system an internal description of each subsys-
tem should be provided by tailoring the genControllerCff.m template (see Figure 
7.14). As can be seen, the description of each element requires only a modification in 
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% ........... ,. ............ " ........................ "" ..................................... . 
" ....................... Tt~st:el: Funct10n Blocks ........................ .. 
I; ..................... " ............................................................. . 
CII.Ui (k'T'_IDX+l) " Subsystem J. 
d.1sp('St1ck Ftetiltet (Sub~i15te!l;i 1.) '11 
[a,b,c,d]-;enBlockC:el: (ptoc_ru::, [0 1J, [Ts 1] ,block_type, TIll; 
cfl:_o:&::toy-[ctt:_lltuy: c:d;a;b 1: 
COSt (rIT_IDX+2) I; Subs,'steD. 2 
d1sp( JAlph!l-~en:!lOr LCTiI-pasl! Fllter (Subsy~te. 2)' 1 J 
[1.,b,c,d]·qenBlockCf! (ptoc_nt,[O 11, [Tal 1 ],block_type, TII); 
cft_ar:toy_(ct:t_IltJ:a.y; c;l1;a:1:I ]; 
casl! (kTP'_IDX+3) .. Suhsystell 3 
d1sp('P1cch lIJ.lte Lud Filtet(3ubspttll. 3) 'l~ 
[a.,b,c, dJ-qenBlockCt:t (ptOc_ILX, [1 Ul],[1 U2] ,block_type, Ts); 
dt_uray_[ctt_uuy; c;d.;Il;b ): 
'I ~" .. ~ ... ~ ••• ~ .. ~~ •• a ...... ~" _ ................... a .... _ .. ~ ........................ ,. ... . 
GAINS 
~ ... ~ ... -......... ,.. ................ ~ .................................. ~ .. ~ ...... ~-..... . 
Cl!OlIl! IkGAIW_IDX+2) " GAIN 2 
d1~1'$Yllt.e. 2 Gain eKe)'): 
ctt_urey-[ctt_llruy: Kill; 
case IJr:GAIN_IDX+3) le GUN 3 
d.1~('3YlJte. 3 Gain Ct:q)'): 
ctt_urey-[ctt_uray: Kq]: 
C!lIJC! IkGAIW_IDX+4) .. GAIN' 4 
d1~I'SY:!ltfll 4 GlI1n Uc:r) '): 
dt_uuy .. [ctt_al:l:a~n Kt]; 
'I ................. u" ....................................................................... . 
le ................................. INTEGPATORS ............ " ................... .. 
.. .. ....... ,,~ ............... ~~ .. " .... _ ......... "' ....... __ ... "" .. ,,~ ...... " ...... " ................ u .. 
case IkIIIT_lDX+l) ~ Ptoportiona.,l INTEGRATOR 
d.1~I'lnte\lIdtoI" "ail} (KiI')1 
ctt_uuy.(ctt_!lruy; 1Ci..-r1l]; 
171 
Figure 7.14: genControllerCff.m tailored for the F14 Flight Controller application 
a small section (highlighted) of a single line of code. Once the autopilot block diagram 
is fully described, the main implementation parameters are introduced as follows: 
• Number of Inputs: 3 
• Desired Sampling Frequency: 100 Hz 
• Discretisation Method (Menu): Zero-order-hold. 
• Block Diagram 1'ype (Menu). The original controller is described in terms of 
transfer functions in s so Analogue (Laplace) is selected. 
• Hardware Configuration (Menu): Generate Coefficients (.f), Saturated Arith-
metic (.f). The standard rCSP arithmetic unit configuration is selected by 
default. 
At this point, the controller's internal and external description has been provided 
and all the design and implementation parameters are set, so the tool is ready to 
generate the digital controller as soon as the Generate Software button is pressed. This 
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action instructs the rCSP Development Suite to generate the appropriate state-space 
canonic delta subsystems and to extract its real-time equations. Then it executes the 
rCSP's cross-compiler which transforms these equations into rCSP's assembly and 
machine code (see Figure 7.15(a) and 7.15(b)). Then, the coefficients are calculated 
for the selected arithmetic unit configuration and the memory structure is generated 
and presented (see Figure 7.15{c)). Figure 7.16 shows the reSP Development Suite's 
main module with the generated real-time control equations. 
rCSP vlO Procenor 
. 
) SYS EQ;S!ick"$l(1Jo!ol<-
->£0<-
OOl1.ooxnoo-oo:o:mooxn01.mro:xJ 
IXroOOXIl00OOXOO1~OO 
->£0<-
OOl1.QOOl101.a:oo:no-mxl101.mro:xJ 
0CIXJ.0C00101.(O)))11~01 
-) SYS EQ~"S«1J0r2<-
-)£1)<_ 
OOl1-OO))'1lo-mxnroro:m l1<OX1:lOO 
0CIXJ.0C00111J.OCOJ10100X00100X1110 i ., 
~~I1.oo:ml0<001111.oxmOO I:",! 
0CIXJ.0C00111-OOlJl1100X001 «0:1111 
-) SYS EQ:q'Sl:ll-l'3<-
->EQ<- , 
~=:=o:!~ 
~~OO1.(OO101IJ.W11OO1.mro:xJ 1,:-
troJ-OOJl001roJ1011.roxmQ-OO;)l001 1, ' 
-) SYS EO,!'2'GA.IN2(Kal-l'2g(- " 
~~~8:=J~~~ i·' 
00l1«m01 1.(OO1101roJ1lXO«OXMX1 I' 
-)SYSEO~l~n(-
0011 «011 oooco::mJ.{ll)l 011XXXXtl 00 
0011«Oll1»Ol'1m){(1)1011.coJ1100 
-) SYS EI)'\Lint"INT1(KiI-Y.n<-
ooo:J.OOJ11(JHOO1110-0C011rooo;J1I01 i..:,:1 
.• ) SYS EO:ll..int"GAlN4{KI)ow<-
~~J~~~~~:Y 
, 
_..".,0.2 
->PfWlMA<-
@N3,S~ 
->PRAGMA<-
@TAAGETUI,i..O 
_MIMO SYSTEM EQUATIONS-
·~G_Iled_ 
.trun .... BIodtOiogo .. _ 
- __ doIriion_ 
• 
• F·140igitalAWll*>!_ 
.--------
->SYS EQ:S!ick"Sl(l,"~l(_ 
.>EO<-
Mll.~1.cl_1..xl_1 
~~~~_1.s~ 
~ ~:1;1:1~!c!.,.,_1 
-) SYS EO~"S2[1l-l'2<-
-)EO<-
MUL~2.cl_2.!<I_2 
~~!-~ 
~:::~::~'j 
-)SYS[Q.q"$~h4<-
-)EQ<-
MUl.y3.c1_l.xU 
~t~~l~ 
MUl.'U .. Clx'_3 
~.1 'hl ~n.l ~ 
(b) 
!, 
I. 
) rCSP v3 0 -MemDry-SII1IC1111. r;]rO ~ 
"" 
t ':::c' ; EXPOIITOUiPl/tl!- _ .H_ J 
(0) 
Figure 7.15: Generated assembly code, machine code and memory structure 
7.6.4 Simulation 
The original Simulink model used to test the analogue control system is re-used, substi-
tuting the analogue controller with a Simulink model of the rCSP. This model can be 
found in the rCSP's Simulink library accessible from the Application Launcher. Figure 
7.17 shows the Simulink model of the F-14 flight control system with the rCSP pro-
cessor as controller. 
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Figure 7.16: rCSP Development Suite's main module showing the generated real-
time equations 
Validating Real-Time Equations and Sampling Frequency 
Following the methodology described in Section 7.3 the soft model of the rCSP pro-
cessor (reSP v3.0 Soft - 1) and the MATLAB's floating-point coefficient block are 
initially used. This allows the user to validate the selected sample time (Ts) and the 
generated real-time equations. After generating the real-time equations and calculat-
ing the coefficients, the desired controller outputs should be selected and exported. 
This is done in the Memory Structure window as shown in Figure 7.18. In this exam-
ple, the following variables are selected as outputs: yl, y2, y3 and Elevator. The first 
three are chosen for monitoring purposes while the last one is the actual signal that 
commands the wings' actuators. Then, the system is simulated (simulation time=30 
seconds) and its response analysed. Figure 7.19 presents a comparison between the 
Pilot's command (desired angle of attack), the response obtained by the analogue con-
troller and the one obtained by the rCSP. As can be seen in this figure, the dynamic 
response of the plane using the rCSP fulfils perfectly the design requirements, hence 
validating the generated real-time equations. The sample rate is also valid when using 
MATLAB's floating-point precision, but its final validation will depend on the selected 
arithmetic unit configuration. 
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Figure 7.17: F-14 flight control Simulink model using the rCSP as digital controller 
Validating the Coefficient Quantisation 
After validating the system's response provided by the real-time equations executed 
at the chosen sample rates, the next step is to validate the coefficient quantisation 
for the selected (standard) arithmetic unit configuration (i.e. 6-bit mantissa, 5-bit 
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Figure 7.18: rCSP outputs selection 
Airplane's response to the pilot's command 
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Figure 7.19: Airplane's response to the pilot's commands using the original analogue 
controller and the soft model of the rCSP with MATLAB's floating-point arithmetic 
exponent and bias=30). In order to do so, the rCSP should receive the rounded 
off version of the coefficients provided in the rCSP's Simulink Model Library. The 
new response of the plane is presented in Figure 7.20. As can be seen, the airplane's 
dynamic response with quantised coefficients (standard arithmetic unit configuration) 
has a slightly smaller overshoot and its position error differs in less than 1 % from the 
one obtained by the un-quantised real-time equations. 
Figure 7.21 compares the the system's response for different coefficient models, 
while Table 7.3 summarises the absolute position-error obtained by these models. The 
position-error is measured with respect to the command signal and to the system's 
response obtained by the original (analogue) controller. These results demonstrate the 
numerical robustness of the fJ formulation, even for a minimal coefficient word length. 
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Figure 7.20: Airplane's response using rCSP's soft model with rounded off coefficients 
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Figure 7.21: Airplane's response for a variety of coefficient configurations 
Coefficient's Mantissa Length (bits) Analogue 
Reference m=2 m=3 m=4 m=5 m=6 m=7 m=8 controller 
Pilot's Command 6.5% 7.0% 2.5% 2.4% 2.4% 1.0% 1.7% 1.5% 
Analogue controller 8.0% 5.5% 4.0% 0.9% 0.9% 0.5% 0.2% 
Table 7.3: Absolute (peak) position-error for a number of coefficient configurations 
Validating the Arithmetic Unit's Finite Word Length Architecture 
Once the coefficient quantisation has been validated for the selected word length, the 
next step is to test the hardware model of the rCSP. This is done by substituting 
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the current (soft) model or the rCSP for the hard one that can be found in the 
rCSP's Simulink Model Library, and replacing the current coefficients block with the 
one that contains the binary representation of the coefficients (Hard CFF block). The 
system is simulated for a subset of the previously tested arithmetic unit configurations. 
As Figure 7.22 shows, the hardware simulation results match the predictions of the 
previous validation stage, and therefore, the controller's implementation can proceed 
further. 
Airplane's response to the pilol's command Delail 
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i \ ! ! ! 
0.5 ······1· ... ( ··l····· r······ ..... ~. 1.05 ••••• ~,: ·~··-f,.S:i,······~ .. ·;.~,i···· 
] 0 ----"!,.- ---1:.--- ·1,.····· :. -----": --: ~ 
: \\l : : : 
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Figure 7.22: Command vs Actual Angle of Attack using the actual rCSP's hardware 
model 
In summary, the rCSP Development Suite provides the control engineer with 
different results for different configurations so he/she can decide which arithmetic 
unit configuration to take depending on the specifications and resource constraints 
inherent to the project. 
7.6.5 System Programming 
Once the control system has been successfully simulated using the rCSP's hard model, 
the controller is ready to be implemented. The first step now is to choose between a 
system-on-chip implementation or a stand alone one. In this example the first one is 
featured. When a controller is part of a SoC design governed by an embedded CPU, 
it is necessary to write a significant amount of code to configure, control and com-
municate with the different devices and peripherals that comprise the system-on-chip 
design. This thesis provides working templates of rCSP-based SoC real-time control 
solutions, which as explained in Chapter 6 are simple to adapt to the particularities 
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of each project. The embedded CPU code required for booting, programming and 
commanding the rCSP processor is automatically generated by the software tool. 
Figure 7.23 shows an extract of one of the generated libraries (rcspv30_boot. c). The 
function Boot_AlgorithmO, whose code is presented in this figure is in charge of 
transferring the compiled control algorithm into the rCSP's CL-MOD. 
I····················································· ."" 
... Function : Boot.-Algorithm III 
'" Called by : main.c '" 
'" Description: subroutine thtlt proor.!lms the CL· MOD III 
'" with the desired contrallaw. III 
\"'''''''''' "''''''''''''' '" "'''''''''''''''''''''' "'''' "'''''''''''''''' "''''''''''''''''''''''''''''''''''''' "'''''''''''''''''''''''''''''''''' "'''' "''''I 
void Boot..Algorlthm(vold) 
{ 
.... olatile unsigned int "'C ___ MOD; 
volatile unsigned int "'IL; 
static unsigned int PROG_SIZE = Z1; 
static unsigned int INST[] "" { 
Oxl08002.80,/* 2_00010000100000000000001010000000 ;MUL y1 /c1_1,>.::1_1 */ 
OxOO8:04004, /'" 2_00000000100000000100000000000100 ;MAC ylJdl_l,Stickjyl */ 
OxlOA09080, /" 2_00010000101000001000001010000000 ;MUL .1_1,01_1,.1_1 ./ 
O,OOAOCOOS, /" 2_00000000101000001100000000000101 ;MAC xl_1,b1_1,Stick"1_1 ./ 
OxlOCI0380, /· 2_00010000110000010000001110000000 ;MUL Y2,cl_2,x1_2 */ 
0,00C14086, /* 2_00000000110000010100000010000110 :MAC y2,d1_2,Alpha,y2 ./ 
OxlORlS380, /. 2_00010000111000011000001110000000 :MUL x1_2,.1_2,x1_2 ./ 
oxOOKlC08?, I*' 2_00000000111000011100000010000111 ;MAC xl_2,bl_2,Alph!,xl_2 >1</ 
0,11020480, /. 2_00010001000000100000010010000000 :MUL yJ,c1_J,x1_J ./ 
0,01024108, /" 2_00000001000000100100000100001000 :MAC y3,d1_3,q,y3 "/ 
0,11229480, /" 2_00010001001000101000010010000000 ;MUL x1_3,01_3,x1_3"/ 
0,0122C109, /" 2_00000001001000101100000100001001 :MAC x1_3,b1_3,q,x1_3 "; 
Ox11430300, /" 2_00010001010000110000001100000000 :MUL y2g,Ka,y2 ./ 
0,11634400, /" 2_00010001011000110100010000000000 :MUL y3g,Kq,y3 ./ 
0,31800504, /" 2_00110001100000000000010100000100 :SUB "_int,y2g,y1 "/ 
Ox31S00SeC, /"" 2_00110001100000000000010110001100 jSUB ujnt,y:3Q,ujnt"'/ 
OxOlA3S60D, I'" 2_00000001101000111000011000001101 ;MAC yjnt,Ki,u_int,yjnt ""I 
0,11C3C600, /" 2_00010001110000111100011000000000 :MUL Y9,Kf,"_int"/ 
0,2LE006.!, /" 2_00100001111000000000011010001110 ;SUM EleV!tor,yJnt,yg "/ 
0'40004303,;" 2_01000000000000000100001100000011 ;WRITE O,l,oction,y_e,t"; 
0.4040C082 /" 2_01000000010000001100000010000010 : WRITE 2,3,yv,error"/ }; 
;. Setting the End PC value into the rCSP 113.0 REGISTERS ./ 
console(DEBUG_CODE,"SendinQ END_PC Oat.eJ" .. \r\n"); 
·SOC_RCSPY3_REGS(REG_ENO_PC) - PROG_SIZE·1: 
;"" Downloo!ldino the Control Law into the rCSP ,,3.0 CL-MOD '*'; 
CL_f'.lOD "" (volatile unsigned int"') SOC_RCSPV3_CL..MOD_BASE; 
IL - (volatile unsigned int"') SOC_RCSPV3_Il..-BASE; 
console(DEBUG_CODE,"··· ••• Sending PROGRAMMING Command· ••• ··\r\n'·): 
!foIL _ CMD_PRGJ 
"'lL - CMD_NOPJ 
for' (int 1=0; i<PROG_SIZE; i++) 
·(CL_~~OD++)-INST[il:/· Cl...MOD addr.,,+32 bit, */ 
console(DEBUG_CODE/'a ...... SendinQ END_PROGRAMMING Command .......... · \r\n")j 
"'IL"'" CMD_END_PRG; 
"'IL - CMD_NOP; 
return; 
} « end Boot_Algorithm .. 
Figure 7.23: Extract from the module rcspv30_boot. c 
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7.7 Design Example (Il): Hard Disk Drive (HDD) 
Controller with Kalman Filtering 
7.7.1 Example Objectives 
In the previous design example an analogue controller was directly transferred into the 
rCSP processor and operated at 0.1 kHz. The goal of this second example is twofold. 
First, it shows how to implement a system which is described by mixing digital and 
analogue components. Second, the control system will be operated at 10 kHz (100 
times faster than in the previous example). In summary, this example will: 
1. Clarify the description of a mixed control system in the software tool. In this 
particular example an analogue controller is used in conjunction with a discrete 
state-space description of a Kalman filter. 
2. Demonstrate the numerical benefits of .i-operator implementations (especially at 
high-sample rates) upon the traditional shift-operator formulation. In order to 
do so, the Kalman filter block will be implemented in both the modified delta 
and the z form. 
3. Demonstrate the seamless tailoring of the rCSP processor for a particular ap-
plication in order to obtain the required performance. 
4. Show how an rCSP-based controller can address real-time control systems oper-
ated at very high sample rates (e.g. micro-electromechanical systems), without 
any changes in the design-to-implementation steps earlier described. 
7.7.2 System's Overview 
The goal is to design and implement an embedded micro-electromechanical system 
(MEMS) operated at high-sample rates: a Hard Disk Drive (HDD) head's position 
controller that incorporates Kalman filtering to obtain better performance in the pres-
ence of measurement noise. 
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The HDD's model and the controller (a phase lead compensator) are shown in 
Figure 7.24 (a) and (b) respectively. As can be seen, the HDD (and hence the Kalman 
filter) is third order and so the combined controller is order four. The system pa-
rameters are summarised in Table 7.4 and the complete control system is depicted 
in Figure 7.25. In this example, the HDD head's position sensor is known to provide 
noisy measurements. In order to achieve better performance, the controller will receive 
a statistical estimation of the head's position provided by a Kalman filter stage. This 
filter is calculated using MATLAB's function kalman(Plant,Q,R) (Control System 
Toolbox), which returns the Z-Transform-based state matrices of the filter. 
Km 
£·s+R HJm)+b.s~ 
(a) 
~~ (s+bIJ.) ~ ~lL.._R_(.:...s_+_a_._R_I_L.:..)--,~ 
(b) 
Figure 7.24: Block diagram description of (a) HDD's model (b) Controller 
Parameter Symbol Value 
Inertia of arm and head Jm 3 . 10-6 N . m . s2 . /rad 
Friction b 1O-3kg/m/s 
Armature resistance R 6!1 
Motor constant Km 9 .1O-2N· m/A 
Armature inductance L 0.5 mH 
Sensor gain K 326 
Actuator gain KA 0.0046 
Output gain Ko 0.67 
Model Noise Covariance Q 1 
Measurement Noise Covariance R 0.15 
Table 7.4: System Parameters. HDD's values except for b are courtesy of Hitachi 
Corporation, Japan 
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Measured angle 
Figure 7.25: HDD control system implemented in the rCSP 
7.7.3 Digital control system formulation 
Control system description 
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After creating a new project the sampling frequency is selected and control system's 
block diagram (see Figure 7.25) is first outlined at a high-level in the Control System 
Description area (see Figure 7.26). In this example, the Kalman filter is alternatively 
defined using the two MIMO-description functions presented in Section 7.4: 
1. [action.yv] *ZMIMD2DELn(identifier)= [Yestl 
2. [action,yv] *MIMDn(identifier)= [Yes'] 
where the first parameters between brackets are the inputs to the MIMO subsystem 
while the parameters after the equal symbol are the outputs. In this case, the inputs 
are the action calculated by the controller, which is defined by the subsystem Sl (the 
controller), and the measured value of the head's position provided by the sensor. The 
output parameter of the system is the estimated value of the head's position. Notice 
that ZMIMD2DELn transforms automatically a z-based MIMO state-space representation 
into its equivalent modified delta from, while MIMDn compiles without modification a 
given state-space representation. Therefore, unless the ZMIMD2DELn syntax is used, the 
controller's implementation will inherit the numerical problems typical to the z-based 
formulation. 
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'-)1 ,,,,, lII!I'1r>:;"jl'Cl 
,:. ... rCS'! y].O.;: MIMO Control System Oevelopement t ,"'B" »'" ~",,~7,~ ",,~ .•. ;>i+"" I~"~ ~~ ~t...=!..l!:!J 
File VIeW Dlscretisatton Method Block Type: ~rdvwe CorIigtJ'.at1on ~lelTlfrtation Help 
Control System Description 
, .......................... . 
# HO Controller with Ka[man Filter 
, .......................... . 
, 
I HO Controller I············ 
cmcl-y_8st-error 
error*S1 (1)"'sctionO 
octionO*GAINl (KouQ-o.ction 
# 
# Karman Filter I··········· [actionO. yvrZMIM02DEL 1 (KBlmon).[y _ esU 
rCSP ",3.0 Plocenor. 
[110: '," rCSPHDD Coot/oUer 
Real Time Equations 
#.----------_._----It HO Controler wth K~m.!In Filler 
u ••••••••••• •• .. ••• ....... .. 
# 
It HO Controlel' "-,, ~;SYSEQ~:;-y_est.error<-~ li, ~I. 
_SUB enOf.}u,st..cmd :1: 
-> SYS EQ;enor"Sl(1)-lIciionO<-
acoonO-c'_l")!L 1 +dl_ 1 "MC. If (. 
Ml_'-al_1"l1'_1+bl_'-errOl ~! 
-) SYS EQ:lIctionl)"GAlNl(Kol.tjooaction<- [1' 
_MUl8Ction.Kolt.i!lctionO j 
: Ko!Iman Filler ;1 It---=__ .l 
-) SYS EQ:I~tionOJ'V)"ZMIM02DEL'(Ko!Irman" 
v_ e~·y_ estdmll1;1 ]+y_ettdm 1 [1 ;2) 
y _estdml [1 ;1 J-c '_dm1 [1 ;1 J-x1_dm1 [1 ;1 J+c2..1in1 
l!3_dm1 [1 ;1 ~mp.lI3_ dml [1;1 J+.!3_ dm1 [1;1 In''lll_ c 
lI1_dml [1 ;lj-.!Ujml [1;1 r~linl(l;lj+lIl_cknl[l ,v 
fJI,:~~,-~:~~~)U!.:~~r~"" I •••• , ., I L;}I~ 
I~ment.!tion Parametert _____ -, 
Srnpl Fleq.(Hzj Inputs: T argels: ..csp (MHz] 
1 10000 1,,2 ro- I.. 0 
Figure 7.26: Controller description in the rCSP Development Suite 
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After providing the block diagram description of the control system (see Figure 
7.26), the template file genControllerCff.m should be tailored to provide the inter-
nal description of each subsystem. Figure 7.27 presents a snapshot of the code area 
where the different blocks are described, highlighting the modifications to the original 
template. Notice that the comments on the template's code advise which areas should 
be edited. In order to define the discrete Kalman MIMO system, the template requires 
the values of the state-space matices (A,B,C,D), which are calculated in the function 
[A,B,C,DJ=generate_kalman_matrices(Ts). 
Figure 7.28 shows a snapshot of the template file genControllerCff.m tailored to 
use the original Z-Transform-based Kalman filter, hence with the MIMOn syntax. 
7.7.4 Simulation 
Figure 7.29 presents the Simulink model used to simulate the control system. In order 
to validate the system's response and to appreciate the effect of the head position's 
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-% ..................... = ....... " ............... "' ........................ ., ............. . 
% ........................... Transfe:r Function Blocks ......................... . 
console ('Phase Advance Cont:t:oller (3ul:tsy'3tel1, 1) - Coefficients Detined I I' '); 
fIDModel_dat; % WD Ilodel param.etet:ll 
K_a!phe..lOOOI (RJLl; K_Q":a1n-47; 
(l!,b,c.c1J·O'~lockCtt (proc_nr,IU,o.in'"rl b/Ja],[l J'Ul.lpha* (RILl] ,blOck_type, Ts); 
It DO NOT EDIT the re3t or this CASE 
cl:l:_at:ray_[ctt_eu:z:ay; c;cl;a;b ): 
'" ....... '" ,,""' ......... == = === ..... "s ............ ,. ==,,== .. "' .............. ,. .. CC" = ==" " ...... " .".,. .. 
GAINS 
% ,. ...... ===== ..................... ,,= ====," ...... ,.,.,."" ........ ====== ••••• "' ............ ==== 
case (kGAIN_IDX+ll f; GAIN 1 
d1sp( 'Gain Description. For eXelJIple: Gain (I(_Jl~L9a1n)' I; 
HDHodel_dat; 
~ }!od1fy only the value of ''X_lIlY_galr!'' in this line 
cff_uraY·[Cff_array; Rout]; 
% ........................................... = .................................. . 
% ...................... Gene:t:al ZHII'IOZDEL Block:!! ............... . 
% ................................................................................................ . 
~ ..... (Coefficient:!! Genere.tionl .............................................. . 
cCt.:!!e (ldII1I02DELGEI_IDX+l) % ZHIBOZDEL (genetate coefficients) 
cOrulole('ZMDlOZDEL 1 (Kallll..aD Filter) - Coefficient:! Defined'); 
Ij: TO DO: 
Ij: -- He:t:e a desired state-:!!pdCC: lIactices (A,EI,C,D) !lhould be 
" -- lII..ade aVailable. 
[A,EI ,C,D J·oenetaCe_kallD.l9ll_aattic:e!l (T:!!) ; 
ft DO NOT EDIT the te:!!t of thi!l CA~E 
[ cff_ anay_ aiao] .00c:nZHII'IOZDELCft (ptOC _ nr,A,EI, C.D • T:!!) ; 
Cff_uraY·[Cff_attay; Cff_Mr8Y_alao ]; 
"- •••• (HemolY Definition) ........ == ........ "' ............................ . 
C~!!: (kHIII02D!Ll1!H_IDX+1) % ZMIH02DEL ( Ifemory Det1nition) 
cOrulole:('ZMIH02D!:L 1 (Kalllan Filter) - HeJi.ory Allocated'); 
"- TO DO: 
'" -- Hete a de.'!litc:d :5tate-:sp~ce lO.at:t:ices (A,EI,C,D) :should be 
(1.,1I,C,D j.O'c:nc:ulte_kalJi.&'I_aatrice:!!lTs) ; 
" DO IJOT EDIT tli~ re~t of this CASE 
~ Hete the state Ilatticu are teturned 
ctf_!ltaY-[SSIA.B.C,D,-l)]; 
otheryi:!!e 
Figure 7.27: genControllerCff.m tailoring (ZMIMD2DELn syntax) 
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estimation in the case of noisy measurements, the model is divided into three different 
areas. The first one (in green) is in charge of generating a Gaussian noise that (if acti-
vated) will be added to the actual HDD head's position measurement. The second one 
(in blue) contains the rCSP-based HDD's control system, which uses an estimation 
of the head's position provided by the Kalman filter stage. The third one (in pink) 
contains the HDD's control system (without filtering) based on the original analogue 
controller which directly interfaces the HDD. Following, the delta-formulated system 
will be analysed, comparing the results at the end of each validation stage with the 
ones obtained by the z-based formulation. 
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t, ......................... ="'" ................. "' ....................................... . 
le .... ", .. , ................... T[ansfel: FlUlction Blocks ......................... . 
~ ....................................................................................................... . 
cOlUlole( 'Phase Advance Controllet: (Subsystem 1) - Coefficients Defined',") ~ 
lIDKode1_dllt; % lIDD aode! pdl:aIl.eter" 
J.U!.lpha-lOOO/(RlL); K_O'dn-41; 
[1l,b,c,d]-O'enBlockCff (p[oc_m:,K_O'a1n"[1 IlJJlD.], [1 X_alpha" (RILl ],block_typtl,Ts) ~ 
~ DO NOT !DIT the t:e:!lt of this CA:';!!: 
cfClIltuY-[Cff_l!.nay; c;d;a;b ]: 
~ == :=== ......... ,,====== " ................... " .................. ,.,.:."' ............... oo .... ==== .. 
I:;AINS 
\: ................................................................................... . 
case (lcGAIIl_IDX+ll ~ GAIN 1 
disp (' Gain Description. For example: Gain (K_l!I.y_gain)'); 
HDHodel_dat; 
% Hodify only the v6lue ot "K_m.y_qain" in this linO!: 
ctf_flu:ay.[ctf_array; Kout): 
\ ................................................................................... . 
% ............................... Gener61 MIUO Blocks 
% ...................................................... "" ............................... " ...................... . 
" ........ (Coetficients Irenerl!cion) ........................................ ., •• 
C6se (kl'lIPIOG!R_IDX+l) % MIMO (generate coetficients) 
console('HrnO 1 (Kalllan Filter) - Coefficients Detined'); 
" TO DO: 
" -- Here a desired l!'tate-space lIIatrices (A,B,C,D) should be 
~ -- !lade 6.v<!).ilBl:ole. 
[A,B ,C,D l-qenerate_kalllaD_liStrices (Ts) : 
" 00 NOT EDIT the rest of this CASE 
subsys_idx"pos(i) -kKIPIOGEJl'_IDX; " SubSystell Index 
[y_ vO!:ctor _ str ,x _ vO!:ctor _ ser, cff _lis e, ctf_IiS t _ nalle]_ 
slld2rt(A,B,C,0, .,. re Oiscrte SS loIatl:ices 
'u_tIll.P', ... 
'y_tDlp', ••• 
'x' , ... 
% Inputs' nall!.es 
'c Output~' naJllell 
% St&te-vect~r nall!.e 
% Sub~Ste:ll Index 
~ Adding the newly calculated coetfiCientll 
Cfl:_aI:ray-[cl:l:_art:ay; ett_list' J; 
'c ....... (Memory Detinition) .................................................... ,.. 
case (kl'lII'IOl'!ElCIDX+l) ~ HIKO ( Hen.ol:y Definition) 
cOJUIol@('ltmO 1 (Kelaan Filter) - Hellaory Allocated'); 
" TO DO: 
~ -- Here e. de;,ired l!'tate-spa.ce /latrices (A,EI,C,D) ~hould be 
~ -- loIode available. 
[A,B, C,D J.O'enerate_kalll&1_Jl.atrices (T:!) : 
~ DO NOT f.:DIT the re:!t ot this C-'!if.: 
'I: Here the :!tate hatr1ce:! are returned 
ctCarl:ay.[:!s(A,B,C.D,-l) ; 
otherln:!e 
Figure 7.28: genControllerCff.m tailoring (MIMOn syntax) 
Validating Real-time Equations and Sample Rate 
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From the Memory Management Window the following controller outputs are selected 
(in order) and exported: action (used to position the HDD's head), y_est, error and 
yv. In order to validate the controller's requirements in terms of position error, over-
shooting and settling time, the control system is first simulated (simulation time= 0.1 
seconds) without applying any measurement noise. The system's response due to the 
analogue controller and rCSP running the real-time equations is presented in Fig-
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Figure 7.29: Simulink test bench of the HDD control system 
ure 7.30(a), observing a similar behaviour. However, in the presence of measurement 
noise (Figure 7.30(b)), the Kalman filter stage implemented in the rCSP generates a 
smoother response. 
Validating the Coefficient Quantisation 
After validating the real-time equations, the coefficient quantisation should be anal-
ysed. First, the delta-formulated system is simulated. Figure 7.31 presents the sys-
tern's response and position-error percentage (in absence of measurement noise) for 
a number of rCSP's arithmetic configurations (ml stands for mantissa length). The 
system's response and the actions generated by the analogue and digital controllers 
in the presence of Gaussian measurement noise are compared in Figure 7.32. As can 
be readily seen, the effects of the measurement noise are largely reduced due to the 
output's estimation performed by the Kalman filter stage. This becomes even more 
evident when analysing the actions generated by both controllers, as shown in Figure 
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Figure 7.30: System's response comparison for validating the real-time equations 
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Figure 7.31: System's response with quantised (delta) coefficients 
7.32(b). In an attempt to compensate for the measurement noise, the action generated 
by the analogue controller fluctuates constantly within a wide range at the same rate 
as the sampling one. On the contrary, the action generated by the rCSP is much 
smoother and its final fluctuation range is largely decreased. These results confirm 
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Figure 7.32: Analogue and delta-formulated digital controller (ml = 6) comparison in 
presence of measurement noise 
the validity of the filter itself together with the quantisation of its coefficients. 
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Figure 7_33: System's response with quantised (z-based) coefficients 
As Figures 7_31 shows, when the system is fully implemented in the delta-form, the 
rCSP's standard configuration (Le. ml = 6) provides sufficient coefficient accuracy 
to obtain a position-error smaller than 0_5%_ 
The simulation's results of the control system implementing a Z-Transform-based 
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Kalman filter are presented in Figure 7.33. As can be seen, in order to obtain a similar 
position-error, the shift-operator formulation requires a mantissa length of 16 bits, 
which translates into doubling the coefficient word length with respect to the delta-
formulation. This result exemplifies the typical shift-operator's numerical problems at 
high sample rates. 
Validating the FWL arithmetic 
After validating the coefficient quantisation, the complete finite word length arithmetic 
of the control system should be analysed by simulating the rCSP using its hard model. 
The results of the system's simulation, without and with Gaussian measurement noise, 
are presented in Figure 7.34 and 7.35 respectively. It can be appreciated in Figure 
7.35(b) that the action generated by the analogue controller is highly conditioned by 
the measurement noise, while the one generated by the rCSP is very much smoother 
due to the HDD's head's position estimation. As can be seen, the standard arithmetic 
unit configuration of the rCSP provides enough numerical precision to successfully 
address real-time high-performance delta-formulated control systems operated at very 
high-sample rates. 
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Figure 7.34: System's response with the rCSP's actual hardware model (noiseless) 
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Figure 7.35: System's response with the rCSP's actual hardware model (including 
Gaussian measurement noise) 
Since the rCSP model used in this simulation mimics the actual processor's arith-
metic unit's hardware implementation, the results obtained provide the most accurate 
prediction of the real control system's behaviour. Therefore, in view of these results 
the control system (in its delta formulation) is validated and ready to be programmed. 
As a final comparison, the z-based controller is simulated and briefly analysed next. 
In order to achieve the same level of performance using the original z-based version 
of the Kalman filter generated by the MATLAB's Control System Toolbox, the state 
variable's configuration should be modified. The reason is that the higher level of 
coefficient accuracy (16-bits mantissa word length) obtained in the previous validation 
stage also requires increases in the state variables' word length, which in the standard 
rCSP's arithmetic unit configuration only provide a resolution of 2-12 "'" 2.4 . 10-4• 
Figure 7.36 shows the system's response for a number of state variable's configurations. 
As can be seen, the variables need at least 20 fractional bits to obtain a position error 
somehow similar to the one achieved by the delta form representation with the standard 
rCSP configuration. 
In summary, the delta-based implementation of the control system requires much 
shorter word lengths to represent its coefficients and state variables than the z-based 
counterpart (sec Table 7.5). 
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Figure 7.36: System's response (z formulation) with the rCSP's actual hardware 
model (noiseless) 
Coefficients State Variables 
Formulation word length mantissa exponent word length integer fractional gu",d 
Delta. Transform 11 6 5 27 12 12 3 
Z-Transform 21 16 5 35 12 20 3 
Table 7.5: Implementations' arithmetic word length requirements (in bits) 
7.7.5 System Programming 
In this example a stand alone implementation is featured and therefore an extra module 
should be provided capable of communicating with the rCSP processor via its APB 
interface, transferring the control algorithm and the coefficients, and bringing it into 
control. This module is automatically generated by the rCSP Development Suite by 
selecting "Generate VHDL PROM module" from the Implementation menu. Figure 
7.37 shows an extract the module generated, where the control law is encoded into 
rCSP's machine code and placed within a ROM-like structure. 
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33 conl!lte.nt r~d. I Rom2 Type :. ( 
34 ~00000001100001000000000011000000", -- SUB en:or, y_ei!l'C.,cmd 
35 "000000001QOOi0000000000101000QOD",-- lUlL act10nO,cl 1,xl 1 
36 "00000000000010000001000010000100",-- flAC act.ionD, ,:11:1, error. actionO 
37 "00000000100010100010000101000000",-- HUL xl 1,e.1 1,Xl 1 
se "OOOOOOOOODOOI0100011000010000101~,-- HAC X(1,b(1,error,xl_1 
39 "OOOOOOOOH)00110ClOIOOOOOlnOOOOOoO~ ,-- KUL f.lCt ion, RO>,lt,actlonO 
40 "00000001000001100000000111001000", -- SUl:I '1 e"t, y estctlllt [1: 1] , Y estc\l"l [1; 2] 
41 ~OOOOOOOOlO0011100101001001000000'',-- NUL y-estcluJl[lll],cl dl'Cll[l;l],Xl dml[1:1] 
42 ~OOOOOOOOOOOO1l1001l000 1010000111". -- l'IAC y - e"tclrol [1: 1J , c:! - dJtl1 [1; 1] ,)C2 - d.ml {1;1] , Y e;etdml [1;1] 
43 "00000000000011100111001011000111". -- !'lAC Y - e~t"m1 [1; 1] ,el - dm1 [1; 1] ,)C3 - dm1 [1; 1] ,Y - e~td.ml [1; 1] 
44 "00000000000011101000000100000111",-- HAC y-e~tclm1 [1:1] , d &~1[ 1; 1] ,act ionO, y eStcb;;l[ 1; 11 
45 "00000000000110001001001001001011",-- HAC X3 dml[1:1]tIllP,a3 dm1[1;1]n,x1 dm1[1:1],x3 dm1[1;1) 
46 "00000000000110001001001010001100", -- HAC x3 - elm 1 [1; 11 trop, 53-drnl [1: 11 n, x2 - dm1 [1; 1] ,xJ - dro1 [1; 1] tmp 
47 "1)0000000000110001001001011001100" ,-- HAC xl - dml [1; 1] tn)p, c3 - dJnl [1: 1] n, x3 - dml [1: 1] ,XJ -dn)1 [1; 1] tU'lP 
46 ~OOOOOOOOOOOlMIOIOI000101000 1001", -- I'I1C Xl-drn1 [1: 1],d dml[l: 1] ,x2 dmii'1; IJ,Xl dinti'll 1] 
49 "00000000000101001011001011001010", -- !'lAC xl - dm1 [1; 1] ,802-d.ml [1; 1] ,x3 - drill [1; 1] , x2 -din! [1; 1) 
50 "00000000000101101100000100001100", -- HAC x3 - dml[1; 1] ,b3 - dm1 [1; 1] ,6.0tiOnO,xJ d.m1[ 1; 1] tmp 
51 "00000000100100001101001101000000",-- HIJL Y estCltlll[ 1:2], cl dlll1 [1;2],xl dml[1;2] 
52 "00000000000100001110001110001000",-- HkC y-estcltl\l[ 1:2] ,c2 -Cl1ul[1:2) ,x2 - dJnl[ 1;2], 'I e!'ltdm1 [1:2] 
53 "00000000000100001111001111001000",-- HAC v-estdml[ 1:2] , c3 - dml[l;2J, x3 - dJd[ 1;2), y-e:ltdm1 [1;2) 
54 "00000000000100010Q00000001001000",-- HAC V:e.etdml[1;2] ,el_drol[l:;:;] ,~"V,Y_e.!'ltdml[l;i'] 
55 "00000000001000010001001101001111",-- )fAC x3 dml[1:2]trop,eo3 dml[1:2]n,xl elml[1:2],:.cJ ctm1[1 2) 
56 "onoo00000010MOlClOOlOOl1100100,)0" ,-- !lAC x3 - dml[ 1; 2] tmp,e.3 - dln1 [1:2] n, y.2 -dml[l: 21, x3 - dm1tt Z] tmp 
57 "00000000001000010001001111010000", -- !lAC x3 - drn1 [1; 2] tmp,eo3 -dull [1;2] n, x3 - dm1 [1:2] ,xS - dml( 1 l] trop 
56 "00000000000110110010001110001101", -- HAC :x 1-d1ul [1; 2) ,801 dml {1 2J, xt dm1 (' 1: 2] ,xl ctm1 [' 1: 2] 
59 "00000000000111010011001111001110",-- HAC :x2:dn,1[1;2), a2:dml [1 2), x3:dml [1;2], x2 :dm1 [1;2] 
60 "00000000000111110100000001010000" ,-- HAC x3_ctm1(1:t] ,b3_ctu.l [1 2], yv, xl_dIlll [1;2) tm» 
61 "00000010000000000001000110000011",-- WRITE O,l,eoC'tion,y est 
62 "00000010000001000011000001000010" -- WRITE 2,3, yv,error-
63 I; 
64 
65 Ill:GIN 
" 67 rp; ~'roces:! (clock) 
66 beglr. 
69 it rlsinljJ ed.ljJe(elock) then 
70 re._reljJ :;:'" rdo.d.d.ress; 
71 ent1 it; 
72 end proce:"!:"!: 
7' 
74 -- Output 
7S q <- rtd.(conv Integer(un~10ned.(reo reo))); 
76 END rt1; - -
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Figure 7.37: Extract from the VHDL module generated by the rCSP Development 
Suite 
7.8 Future enhancement 
One of the main objectives of this thesis is the development of a design flow that allows 
control engineers to focus on their field of expertise, relieving them, for instance, from 
complex hardware-dependent development issues. The rCSP Development Suite is 
designed for this purpose, allowing the user to configure, simulate and programme 
rCSP-based controllers directly from control block diagrams. However, once the pro-
cessor is configured, its design needs to be synthesised, obtaining in the case of an 
FPGA implementation a new bit-stream that has to be downloaded into the FPGA 
device. This process requires the use of synthesis and place & route tools and their 
(usually expensive) licensing. 
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In order to take full advantage of the rCSP processor without the need of these 
tools, the following scheme is proposed as a future enhancement. As Figure 7.38 shows, 
the scheme is based on a client-server architecture that communicates over the world-
wide-web (WWW). Once the control algorithm is designed, the rCSP Development 
Suite (with the appropriate plug-in) connects (e.g. via HTTP) with an rCSP-server 
and sends it the rCSP's configuration parameters (e.g. mantissa size, number of SAR 
units, FPGA device, etc.) required to implement the control algorithm. The server 
side could consist of two dedicated desktop servers. One of them should be a bit-
stream repository of the most common rCSP configurations (for a variety of FPGA 
technologies), and therefore if the requested pair "configuration-FPGA" is available 
no further processing would be required. The other server should be in charge of 
generating the bitstreams for any configuration that is not stored in the repository. 
This server would need to have installed the appropriate (licensed) synthesis and place 
& route tools, the VHDL model of the rCSP processor and the rest of the system-on-
chip architecture (if required). Once the bitstream is ready, it can be transferred (e.g. 
via FTP) to the client side, including the associated implementation figures. In that 
way, if the figures are satisfactory, the control engineer would only need to download 
the received bitstream into the FPGA device. Otherwise he/she could modify the 
selected parameters (e.g. new FPGA device, new rCSP configuration, etc.) and 
request a new bitstream. 
~rCSPV3.0 Development : Sulle 
FPGA 
CLIENT SIDE 
Repository of bltslream9 
Synlhesls 
Place & RouUng 
, ' 
~', " 
y _~, "-",, •. ': "" 
SERVER SIDE , 
: .... ~ 
Figure 7.38: Client-Server architecture for remote bitstream generation 
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1.9 Summary 
This chapter presented the rCSP Development Suite, a MATLAB-based software tool 
developed to support the design of rCSP-based control solutions. This tool combines 
Simulink's renowned power with an accurate model of the rCSP's hardware architec-
ture, which allows the modelling, analysis and simulation of complex real dynamics 
systems controlled by the rCSP. Furthermore, once the control systems is validated, 
the tool automatically generates the hardware and/or software implementation mod-
ules. 
In order to demonstrate the design-flow, utilisation and benefits of the rCSP 
Development Suite, this chapter concluded presenting two detailed implantation ex-
amples: a digital flight control system for the longitudinal movement of a Grumman 
Aerospace F-14, and a hard-disk-drive controller that includes Kalman filtering. This 
last example also demonstrated quantitatively the superiority of the delta formulation 
at high-sample rates. 
Chapter 8 
Conclusions 
8.1 Chapter objectives 
This chapter concludes this thesis evaluating the results obtained. The objectives of 
this chapter are: 
• To summarise and review the objectives of the thesis 
• To summarise the outcomes and results of each chapter 
• To analyse how well these results met the thesis objectives 
• To discuss the limitations of the current research and to present ideas for a 
potential future research. 
8.2 Summary of objectives 
The objective of this research (as presented in Chapter 1) is to provide a unified 
solution to the development and implementation of real-time embedded controllers 
capable of delivering the performance and functionalities that modern advanced real-
time control systems require. 
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8.3 Summary of the research 
At the beginning of this work the research scope and objectives were clarified (Chap-
ter 1) and an exhaustive literature review (Chapters 2 and 3) were performed. The 
literature review focused on three main aspects: 
• Identification of current and future real-time embedded control design and im-
plementation requirements 
• Analysis of different technologies used for the implementation of current control 
systems 
• Study of the architectural trends and evolution that modern processing devices 
are undertaking in order to cope with the functionalities and implementation 
targets that arise in modern embedded real-time control applications. 
The first result obtained at this initial stage was the confirmation that a unified ap-
proach to the problem of designing and implementing modern real-time embedded 
controllers can clearly benefit designers and consumers. This result is based on how 
the development of new technologies (where often real-time embedded controllers play 
a key role) is driving control designers to the edge of their field of expertise, spending 
most of their time in complex high-performance hardware/software co-design issues. 
Furthermore, continuous developments in the semiconductor industry will certainly 
put an extra load on control engineers, which will be required to increase the func-
tionalities and performance provided by their designs, shifting progressively their pro-
ductive time towards architecture-dependent hardware/software co-design task. 
After analysing the benefits of a unified control system design-to-implementation 
approach, a fit-to-purpose hardware architecture capable of meeting the performance 
and resource targets is investigated. The functionalities and performance identified 
during the literature review, which the proposed solution needed to address, were: 
1. Real-time control operation at high sample rates. The controller should be nu-
merically robust at such sampling frequencies. 
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2. Implementation size and power consumption awareness. 
3. Time-to-Market. 
4. The controller architecture should be reliable, reusable, reconfigurable and up-
gradable in order to meet future requirements. 
5. The controller architecture should be able to work as a stand alone device but 
also it should be easily integrated in complex hardware systems (such as SoC 
designs) as a soft IP core. 
6. Hardware/software co-design simplification. Elimination of controller program-
ming tasks and therefore controller debugging. 
The numerical issues related with the use of the Z-transform at high sample rates 
were introduced in Chapter 2, while Chapter 4 provided an insight into the Delta-
transform. This 8-operator based transform is widely acknowledged to be more numer-
ically robust at high sample rates, and therefore much more suitable for real-time im-
plementation than its shift-operator based counterpart. Chapter 4 also analysed the 
finite word length implementation issues typical to digital systems that operate with 
short word length floating-point representations. 
After analysing the strengths and shortcomings of different devices (Chapter 3) 
commonly used in control implementations (DSPs, MCUs, and embedded micropro-
cessors) together with their supporting tools (i.e. compilers) it was soon realised the 
potential benefits of using a targeted architecture versus a general off-the-shelf de-
vice. Such special-purpose architecture should be designed specifically to fulfill the 
previously identified requirements, but as explained in Chapter 5, avoiding overspe-
cialisation. 
The design and development of such an architecture went through several stages, 
concluding with the final reconfigurable soft IP control processor presented in Chapter 
5, namely the Reconfigurable Control System Processor (rCSP). 
As current control applications grow in complexity, there is a clear need for ar-
chitectures that apart from implementing highly-specialised control law processing 
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elements, also include more general processing modules that provide higher-levels of 
abstraction and functionality. Therefore, this thesis developed a customisable multi-
processor system-on-chip solution (presented in presented in Chapter 6) capable of 
addressing complex adaptive real-time systems and seamlessly interfacing with ana-
logue and digital devices. 
In parallel with the development of the rCSP and the SoC architecture, the hard-
ware/software co-design simplification idea was forming. At the beginning it started 
as a simple assembly language cross-compiler for the rCSP, but it was obvious that 
the possibility of generating machine code directly from control equations (rather than 
assembly code) would represent the real improvement. Then a system generator was 
created to produce 8180 cl-operator based systems, and shortly after the first drafts 
of what would be the rCSP Development Suite started taking shape. The results 
of this part of the research were presented in Chapter 7. In this chapter, the rCSP 
Development Suite was described in detail together with its design flow. A design-to-
implementation methodology based on the rCSP processor and its development tool 
was also presented and demonstrated in two detailed examples. 
8.4 Summary of achievements 
This research addressed the problem of complex high-performance real-time embed-
ded control implementations operated at high sample rates. Its focus was threefold: 
mathematical formulation of the controller, optimised fit-to-purpose hardware archi-
tectures, and automated system programming. The original contributions of the thesis 
included: 
• Design and development of a novel reconfigurable control system processor (rCSP) 
developed as a soft IP core that can be tailored for each particular application, 
optimising in that way its implementation and reducing its power consumption. 
Its fit-to-purpose design makes it especially suitable for addressing demanding 
real-time control systems . 
• Design and development of a novel multi-processor system-on-chip architecture 
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targeted for advanced embedded real-time control solutions, which provides state 
of the art functionality and performance and can be implemented in low-cost 
FPGA devices. 
• Design and development of a software suite (rCSP Development Suite) that 
supports and automates the design-to-implementation stages of rCSP-based 
control solutions. Its novel design flow and implementation methodology allows 
control engineers to focus on the control algorithm's development, while au-
tomating most of the hardware/software co-design aspects, hence reducing the 
implementation time by removing complex programming and hardware related 
issues, yet obtaining the highest performances. 
8.5 Future Work 
As usual, due to the finite time available in a PhD research and the wide scope of the 
fields addressed in this investigation, not all the research paths could be fully explored. 
For the same reason, some simple but time-consuming implementation possibilities 
could not be finalised, favouring research activities rather than mere routine coding. 
Some examples of these cases and possible extensions to the work are summarised 
next. 
• Extension of the Control System Description area functionality to allow the 
definition of the controller by means of Simulink block diagrams. 
• Extension of the simulator capabilities to enable the simulation of the embedded 
CPU's adaptation routines. This could be easily achieved by using MATLAB's 
Stateflow, which allows the simulation of event-based behaviours. In that way, 
this module could periodically check the control system's status, calculating if 
required a new set of control coefficients to be set to the rCSP processor. 
• Research the role that a ~-A modulation module could have in the performance, 
size and power consumption of the rCSP processor. 
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• Extension of the provided adaptation and filtering libraries included for the 
system-on-chip control solution. 
• Inclusion of Watchdog functionalities in the system-on-chip architecture to pro-
vide a higher-level of reliability in case that more complex software routines are 
implemented. 
• Development of the Client-Server architecture described in Section 7.8, which 
allows to obtain remotely the implementation-ready bitstream of the rCSP pro-
cessor for any desired configuration. 
8.6 Summary 
This section concluded this thesis by summarising its objectives, achievements and 
how they have been reached, outlining at the end a number of potential extensions of 
this research. 
Appendix A 
FPGA devices 
This appendix briefly reviews the main characteristics of a selected number of FP GAs 
that were used in the implementation of the rCSP processor and the system-on-
chip solution. 
Table A.llists the selected FPGA vendors and technologies, while the main param-
eters of these devices are summarised in Table A.2 (Excalibur), in Table A.3 (Spartan-
lIE family) and Table A.4 (Virtex-II). 
Vendor Technology Part Package Speed Grade 
Altera Excalibur ARM EPXAI0 FC1020 -1 
Xilinx Spartan-lIE XC2S200E FG456 -6 
Xilinx Spartan-lIE XC2S600E FG456 -6 
Xilinx Virtex-II XCVlOOO BG575 -6 
Table A.l: Targeted FPGAs 
ARM-Based Excalibur 
Figure A.l shows the structure of the Excalibur EPXAlO device while Table A.2 
summarises the main logic parameters of this FPGA. This device embeds an ARM922T 
hard processor core that interfaces with the PLD (programmable logic device) section 
through a built-in AM BA bus. The embedded stripe contains the processor core, 
peripherals and a memory subsystem. 
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Logic Embedded Maximum 
PLD Elements System Blocks RAM Bits Typical 
Technology Part Family (LEs) (ESBs) (EBS hits) Gates 
ARM-Based Excalibur EPXAlO APEX 20KE 38,400 160 327,680 1,772,000 
Table A.2: Excalibur FPGA main complexity parameters 
Logic elements (LEs) are basic building blocks of the APEX 20K PLD imple-
mented in the Excalibur device. A logic element consist of a look-up table (LUT) 
(i.e. a function generator that quickly computes any function of four variables) and 
a programmable register to support sequential functions. Some LEs feed output or 
bidirectional I/O pins on the device. 
EPXi\10 
Figure A.l: ExcaIibur Embedded Processor PLD Architecture [2] 
Spartan-lIE 
The Spartan-IIE family of FPGAs is targeted towards very low cost solutions that 
require a good level of performance. These devices provide system clock rates beyond 
200 MHz and they are implemented on a 0.15 micron technology. A Spartan-IIE 
FPGA is composed of five major configurable elements [49](see Figure A.2): 
• IOBs (Input/Output Blocks), which provide the interface between the package 
pins and the internal logic. 
• CLBs (Configurable Logic Blocks), which provide the functional elements for 
constructing most logic. 
• Dedicated block RAM memories of 4096 bits (4 Kbytes) each. 
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• Clock DLLs (Delay-Locked Loops) for clock-distribution delay compensation and 
clock domain control. 
• Versatile multi-level interconnect structure. 
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Figure A.2: Basic Spartan-lIE Family FPGA Block Diagram [49J 
The basic building block of the CLB is the logic cell (LC). An LC includes a 4-input 
function generator (implemented as 4-input LUT), carry logic, and storage element. 
The output from the function generator in each LC drives the CLB output or the D 
input of the flip-flop. Each CLB contains four LCs, organised in two similar slices. 
Typical System CLB Block Block 
Logic Gate Range Array Total Available Distributed RAM RAM 
Part Cells (Logic and RAM) (RxC) CLBs User 1/0 RAM Bits Bits Number 
XC2S200E 5,292 71,000 - 200,000 28 x 42 1,176 285 75,264 56K 14 
XC2S600E 15,552 210,000 - 600,000 48 x 72 3,456 325 221,184 288K 72 
Table A.3: Selected Spartan-lIE FPGAs main complexity parameters 
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Virtex-II 
The Virtex-II family is a platform FPGA developed for high performance designs that 
are based on IP cores and customised modules. The family is often used in telecom-
munication, wireless, networking, video, and DSP applications. The 0.15 microns / 
0.12 microns CMOS 8-layer metal process and the Virtex-II architecture are optimised 
for high speed with low power consumption. The main parameters of the Virtex-II 
device use for implementing the rCSP are summarised in Table A.4. 
CLB Max 
System Array Distributed Multiplier 18 Kbits RAM IO 
Part Gates (R x C) Slices RAM Kbits Blocks Blocks Kbits GCLKs Pads 
XC2VlOOO 1M 40 x32 5,120 160 40 40 720 8 328 
Table A.4: Virtex2 FPGA main complexity parameters 
Its internal conflgurable logic includes four major elements organised in a regular 
array [51J(see Figure A.3): 
• CLBs, which provide functional elements for combinatorial and synchronous 
logic, including basic storage elements. 
• BUFTs (3-state buffers) associated with each CLB element, which drive dedi-
cated segmentable horizontal routing resources. 
• Block Select RAM memory modules, which provide large 18 Kbit storage ele-
ments of dual-port RAM. 
• DCM (Digital Clock Manager) blocks. 
CLB resources include four slices and two 3-state buffers. Each slice is equivalent 
and contains: a) Two function generators; b) Two storage elements; c) Arithmetic 
logic gates; d) Large multiplexors; e) Wide function capability; f) Fast carry look-
ahead chain; g) Horizontal cascade chain (OR gate). 
The function generators are conflgurable as 4-input look-up tables (LUTs), as 16-
bit shift registers, or as 16-bit distributed Select RAM memory. In addition, the two 
storage elements are either edge-triggered D-type flip-flops or level-sensitive latches. 
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Figure A.3: Virtex-II Architecture Overview [51) 
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Each CLB has internal fast interconnect and connects to a switch matrix to access 
general routing resources. The block SelectRAM memory resources are IS Kb of dual-
port RAM, programmable from 16K x 1 bit to 512 x 36 bits, in various depth and width 
configurations. Each port is totally synchronous and independent, offering three "read-
during-write" modes. Block SclcctRAM memory is cascadable to implement large 
embedded storage blocks. Supported memory configurations for dual-port and single-
port modes. A multiplier block is associated with each Select RAM memory block. The 
multiplier block is a dedicated IS x IS-bit multiplier and is optimized for operations 
based on the block SelectRAM content on one port. The IS x IS multiplier can 
be used independently of the block SelectRAM resource. Read/multiply/accumulate 
operations and DSP filter structures are extremely efficient. Both the SelectRAM 
memory and the multiplier resource are connected to four switch matrices to access 
the general routing resources. 
Appendix B 
rCSP's VHDL Hierarchy 
The VHDL model of the rCSP processor is summarised in Table B.1, and the packages 
used in the model are presented in Table B.2. Note that only the top level entities of 
each module are listed. 
Entity File Description 
rcspv3 rcspv3.vhd rCSP top level entity with APB slave interface 
rcspv3_ahb rcspv3_ahb. vhd rCSP top level entity with AHB slave interface 
apb_siface apb_sifaca. vhd APB Slave Interface 
ahb_sHace ahb_sitaee. vhd AHB Slave lnterrace 
reap_meore reap_meore. vhd rCSP processor core 
Cl_mod cl_mod.vhd Control Law Module with integrated PC 
ih ih.vhd Instruction Handler Module 
11 1l.vbd Interlocking Module 
.1u alu.vhd Arithmetic Unit Module 
mmu mmu.vhd Memory Management Module 
cfCmod cff_mod.vhd Coefficient Module 
stv_mod_apb stv_mod_apb.vhd State Variables Module 
tgt_mod tgt_mod. vhd Target Module 
reg3ile reg_Ule.vhd Register File 
debO.loop debO~loop.vhd Control Loop Tracker 
o.mod o_mod.vhd Output Module 
i.mod iJllod.vhd Input Module (without SAR units) 
Cmod,.sac i.mod.sac.vhd Input Module (with SAR units) 
Table B.1: rCSP processor VHDL model hierarchy 
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Package File Description 
resp_comp rcsp_comp.vhd rCSP's core components declaration 
amba amba. vhd Type definitions for the AMBA bus 
resp_core.coniig reap.core.coniig. vhd rCSP's core configuration file 
reap.core.ifaces reep.core.Haces. vhd Type and function declaration for module interfacing 
reap.core.ifaces reep_core.Haces. vhd Type and function declaration for module interfacing 
rcsp_oD.chip_conHg rcsp_oD.chip.config.vhd On-chip configuration and type declaration parameters 
Table 8.2: Packages used in the rCSP processor model 
Appendix C 
ANSI-C Libraries 
This appendix summarises the main device driver and control libraries developed for 
the system-on-chip solution. 
o Header: cntLdata-filters.h 
int Average(int new_sensor_value, int nominal~atio ) 
This function performs a window averaging of the data periodically passed 
through the parameter int new_sensor_value, thus acting as a low-pass fil-
ter. Detailed information about average window filtering can be found in [lOJ. 
The parameter int nominal_ratio is used as default filter output while the 
window is still being filled. 
int Average_Int(int new_sensor_value, int nominal~atio ) 
This function is equivalent to the previous one, but in order to the minimise the 
arithmetic operations involved in the averaging process, it only accepts window 
sizes the are powers of two. The use of this function further reduces the embedded 
CPU requirements and shortens the overall adaptation time. 
Constant ADPLWINDOW..sIZE 
This constant represents the number of elements that comprises the filtering 
window. Since the adaptation process is called periodically at intervals of Tadapt 
seconds, the values will be averaged over a window of Tadapt' ADPLWINDOW..sIZE 
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seconds. In case of using the Average_Int function, the value assigned to this 
constant should be a power of 2. 
o Header:cntLadaptation.h 
void AdaptationJMethod_l(void) 
This function implements a gain scheduling adaptation routine. First the ratio of 
two sensors' reading is calculated and filtered over a window of ADPLWINDOW_SIZE 
elements. Then, the filtered ratio is used to select the proper set of coefficients 
to be sent to the rCSP. This function can be used as a template to build up 
different adaptation methods. 
o Header:rcspv3.mem.h 
void Write_CFF_Set(unsigned int set) 
Write the selected set of coefficients into the rCSP. 
unsigned int Read_Single_STV(unsigned int addr) 
Retrieves a single state variable from the rCSP. 
void Console-All_STV(void) 
Sends all the state variables stored on the rCSP to the U ART. 
struct IRAMJReading ReadJDual_Sensors(struct IRAMJRequest iram-req) 
Retrieves simultaneously two sensor readings from the rCSP. 
unsigned int Read_Sensor(unsigned int sensorcnr) 
Retrieves the reading of the selected sensor from the rCSP. 
void Clear-AllJData(void) 
Erases the all the data from the different rCSP modules. 
struct IRAM_Reading { 
unsigned int sensor_l; 
unsigned int sensor_2; 
}; 
II Sensor 1 Reading 
II Sensor 2 Reading 
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The structure lRAM_Reading is returned when two sensors are read simultaneously. 
struct lRAM_Request { 
unsigned int nr_sensor_1; 
unsigned int nr_sensor_2; 
}; 
II Sensor 1 Index 
II Sensor 2 Index 
The structure lRAM_Request is passed as argument in order to read two sensors si-
multaneously. 
o Header:rcspv3_boot. h 
void Boot-Algorithm(void) 
Transfers the algorithms to be executed in the rCSP processor. 
void Boot_Coefficients(void) 
Transfers the initial set of coefficients into the rCSP processor. 
o Header:cpu_irq.h 
void setup_adaptation_time(unsigned int time-lls) 
Defines the adaptation period in nanoseconds. 
. 1 . 10-9 t'lmens = ( Adaptation frequency H z) 
Appendix D 
Matlab functions 
This appendix presents a number of useful functions developed in the thesis to obtain 
transfer functions and state-space representations in the delta form. Also, the main 
functions developed for generating and analysing rCSP's coefficients and state vari-
ables are summarised. The appendix finishes describing the rCSP Development Suite 
installation process. 
D.I Delta-Transform related functions 
• function [numdel,dendel] = tfz2tfdel(numz,denz,Ts) 
Parameter Description 
numz,denz Numerator and denominator coefficients of F(z) 
T" Sampling Period (To be omit for Loughborough's 'Y ) 
numdel,dendel Numerator and denominator coefficients of F(-y) 
Table 0.1: tfz2tfdel function's parameters list 
This function transforms a transfer function in z into a transfer function in "t. If 
the sampling period (TB) is omitted or made equal to 1, the Loughborough definition 
of"t is used (i.e. "t = z - 1). The numerator and denominator of F(z) should be 
expressed in descending (positive) powers of z, as presented in Equation (0.1), 
F(z) = bnzn + bn_1z(n-l) + ... + b1z + ba 
anzn + an_lZ(n-l) + ... + alZ + aa (0.1) 
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and in the same way, the output function F(r) will be returned in descending (positive) 
powers of" as shown in Equation (D.2). 
b' ",n + b' ",(n-l) + + b' ''' + b' F() n , n-l , ... 1 I 0 
, = an,n + a~_l,(n-l) + ... + a'l' + ao (D.2) 
The transformation consist on replacing the zi terms in F(z) with (, + l)i and 
calculate the new set of coefficients resulting from the polynomial expansion . 
• function [amod,bmod,cmod,dmod,p,q] = tfde12ssmdel(numdel,dendel) 
Parameter Description 
numdel,dendel Numerator and denominator coefficients of F(-y) 
amod,bmod,cmod,dmod State space representation 
in the modified canonic delta form 
Table D.2: Function tfde12ssmdel parameters list 
This function, generates the state space representation in the modified canonic delta 
form from a transfer function F(,). The numerator and denominator of F(,) should 
be expressed in descending (positive) powers of" as in Equation (D.2). The structure 
of the matrices returned is presented below: 
Xl 1 al 0 0 
X2 0 1 a2 0 
= 0 
0 0 1 an-l 
Xn 
Hl 
-an -an -an (1 - an) 
Yk = (Cl - colc2 - Col .. ·1 .. ·Icn - Co ) 
+ 
k 
k 
o 
o 
o Uk (D.3) 
(D.4) 
• function [Amod,Bmod,Cmod,Dmod]=tfs2ssmdel(numc,denc,Ts,method,delta_type) 
This function discretises the continuous transfer function F(s) and generates its 
modified canonic delta state space representation. The numerator and denominator of 
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Parameter Description 
numdc,dendc 
T. 
method 
deltatype 
Amod,Amod.Cmod,Dmod 
Numerator and denominator coefficients of F(s) 
Sampling Period (Compulsory) 
Discretisation method ('zoh' ,'tustin' ,'matched') 
'Iboro' for 'Y = z - 1 
'gwin' for'Y = (t - l)/TIJ 
If omitted, 'Y = z - 1 is assumed 
Discrete state space representation 
in the modified canonic delta form 
Table 0.3: Function tfs2ssmdel parameters list 
F(s) should be expressed in descending (positive) powers of s, as shown in Equation 
(0.5). 
F(s} = bnsn + bn_1s(n-1) + ... + b1s + bo 
ansn + an_1s(n 1) + ... + a1s + ao (0.5) 
The process involves three different stages: 
1. F(s} to F(z} transformation 
Using the standard MATLAB function c2dm, the continuous transfer function 
F(s} is discretised (using the selected dicretisation method) at the requested 
sampling period (TB)' The output is a transfer function F(z} in descending 
(positive) powers of z. 
2. F(z} to F("!} transformation 
The function tfz2tfdel is used to transform F(z} into Fb}. 
3. F("!} to State Space Representation (A,B,C,O) 
The function tfde12ssmdel is used to generate the state space representation 
of Fb} in the modified delta canonic form . 
• function [nums,dens,orders,nr_in,nr_out]=ssz2tfdel(sys) 
Parameter Description 
aya MATLAB's representation (using the 88 command) of a Z-Transform-based state-space system 
nums ,dens Array of numerators and denominators from the generated transfer functions in delta 
orders Order of the generated transfer functions in delta 
nr_in Number of system inputs 
nr_out Number of system outputs 
Table 0.4: Function ssz2tfdel parameters list 
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This function transforms the Z-Transform-based state-space representation of a 
M1MO system (Le. Az>Bz>Cz>Dz) into its equivalent array of delta-formulated S1SO 
transfer functions Fij ('y). 
D.2 Functions to work with rCSP's coefficients and 
state variables 
• function [b_str,mantissa,exponent,conv_error] = num2cff(varargin) 
Parameter Description 
vargin{l} Array of real numbers to be converted 
vargin{2} Coefficient parameters (optional) [mantissa,exponcnt,biasj 
b_str Array of converted coefficients in binary string format 
mantissa Array containing the coefficients' mantisss. 
exponent Array containing the coefficients' exponent 
conY_error Array of quantisation errors 
Table D.5: FUnction tfde12ssmdel parameters list 
This function converts an array of real numbers into an array of rCSP's fioating-
point coefficients. The input parameters and returned values are summarised in Table 
D.2. Note that the parameters bias can be omitted. Note that the when the co-
efficient's parameters are omitted the standard rCSP configuration is assumed. If a 
configuration is provided and the bias is omitted, the default rCSP bias, as presented 
in Equation (4.47) is applied. 
Usage example: 
» Ob_str,mantissa,exponent.conv_error1 -
num2cff ([-1. 0, 0.34, 2, 1.25.331,[6,6]) 
answer .. 
b_str-['111111111110'; '000000000000'; '010110111000' 
'010000111011';'010100111010';'010001111111'] 
mantiasa-[-l 0 22 16 20 17] 
exponent-[62 0 56 59 58 63] 
conv_error-[O 0 0.0037 0 0 1] 
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• function num_list = cff2num(varargin) 
Parameter Description 
vargin{l} Binary string array of rCSP's coefficients 
vargin{2} Coefficient parameters (optional) [mantissa,exponent,biasj 
num_list Array of rCSP's coefficients' real values 
Table D.6: Function cff2num parameters list 
This function accepts rCSP's floating-point coefficients represented in binary for-
mat and returns their real value. The input parameters and returned values are 
summarised in Table D.2. Note that the when the coefficient's parameters are omit-
ted the standard rCSP configuration is assumed. If a configuration is provided and 
the bias is omitted, the default rCSP bias, as presented in Equation (4.47) is applied. 
Usage example: 
» num_list - cff2num(['010110111000' 
'010000111011'; '010100111010' j '010001111111 '] • [6.6) 
Ansver -
num_Hst - [2.0000 1.2500 34.0000] 
Parameter Description 
vargin{l} Array of real numbers to be converted 
vargin{2} Coefficient parameters (optional) [mantissa,exponent,biasj 
quant_cff_out Array of quantised coefficients (real number) 
conv_error_out Array of quantisation error 
Table D.7: Function quantcff parameters list 
This function accepts real numbers and returns their quantised value and error for 
the specified coefficient's parameters. The input parameters and returned values are 
summarised in Table D.2. Note that the when the coefficient's parameters are omit-
ted the standard rCSP configuration is assumed. If a configuration is provided and 
the bias is omitted, the default rCSP bias, as presented in Equation (4.47) is applied. 
Usage example: 
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» [quantquant_cff_out. conv_error_out]-
quantcff([O.00125 0.99875 1 10.35 40]) 
Answer .. 
quantquant_cff_out - [0.0012 1.0000 1.0000 10.6000 40.0000] 
conv_error_out - [-0.0000 0.0012 0 0.1500 0] 
• function [stv_bin_list,quant_error] = num2stv(varargin) 
Parameter Description 
varg!n{l} Array of real numbers to be converted 
vargtn{2} Calculate quantisation error (optional) (true,false) 
vargtn{3} State Variables parameters (optional) [integer bits,frac bitsJ 
Btv_hiD_list Array of converted state variables in binary string format 
quant_error Array of quantisation errors 
Table D.S: Function num2stv parameters list 
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This function converts an array of real numbers into an array of State Variables 
in rCSP's fixed point format. The input parameters and returned values are sum-
marised in Table D.2. Note that the when the state variable's parameters are omitted 
the standard rCSP configuration is assumed. 
Usage example: 
» [stv_bin_l1st,quant_errorl - num2stv«(-1.1 127.32),1,[12.12]) 
Ansver • 
stv_biD_Iist • ('111111111111110111001100110'; 
'000000001111111010100011111') 
quant_error • 1.06-004 • [ 0.9766 -0.6836] 
• function [ num] = stv2num( varargin ) 
Parameter Description 
vargtn{1} Binary string array of state variables to be converted 
vargtn{2} State Variables parameters (optional) [integer bits,frac bitsJ 
num Array of converted state variables (real value) 
Table D.9: Function stv2num parameters list 
This function converts an array of rCSP's fixed-point state variables into an array 
whose elements contain the real values of these state variables. The input parameters 
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and returned values are summarised in Table 0.2. Note that the when the state vari-
able's parameters are omitted the standard rCSP configuration is assumed. 
U sage example: 
» [num] - stv2num(['111111111111110111001100110'; 
'000000001111111010100011111']) 
Answer· 
Assuming resp v3. 0 standard configuration 
num.· [-1.1001127.3201] 
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D.3 Installation and Execution of the rCSP Devel-
opment Suite 
In order to install the Matlab-based rCSP Development Suite, the user should copy or 
unzip its directory structure on the desired location in the hard-drive. This location 
must be made available to the software tool by creating an entry in the operating 
system's environment list. If /home/usrs/rcspv30 were the installation directory, 
the environment variable should be defined as follows: 
rcspv3_matlab_mpe = /home/usrs/rcspv30 
Once the environment list has been updated, the rCSP Development Suite can be 
launched by executing (in Matlab) the following command: 
This scripts modifies MATLAB's environment and path structure and starts the Ap-
plication Launcher tool bar (see Figure 0.1) which provides direct access to the 
different applications needed throughout the design, test and implementation of an 
algorithm in the rCSP. The toolbar can be also manually open with the command: 
» launcher 
:ErCS~vY3.0: Toolbar and Application launcher, ¥ '"' ~I!;flrg) 
System Generotlon ~Simul"tio~. L~~~~~~~:~~~~'i 
IdlldO Dovelopmenll Newl Model Loadl Importl Exportl 
SI50 Generator rCSP ,,10 Nodels I Reset 
Figure 0.1: Application Launcher 
Appendix E 
Mathematical Operators 
E.1 Continuous-Time Operators 
• Derivative Operator: p = 1. 
p(f(t)) == pf(t) == df(t) 
dt 
This operator, when applied recursively to the same function has the following 
notation and value: 
'In E Z (E.1) 
E.2 Discrete-Time Operators 
This section assumes uniform sampling period. A sampled signal f(t) is represented 
as a sequence of values f[kT] where T represents the sampling period and k takes zero 
or positive integers. For convenience, T will be in most cases omitted. 
• Forward Shift Operator : q 
q(f(t)) == q(f[kJ) == qf[k] == f[k + 1] VkE Z (E.2) 
This operator, when applied recursively to the same function has the following 
notation and value: 
qn f[k] = f[k + n] VnEZ (E.3) 
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• Delay Operator: q-I 
Vk E Z+ 
and applied recursively: 
q-n f[k] = f[k - n] VnEZ 
• Delta Operator (Classic definition) : OCLASS 
f(k + 1) - f(k) 
OCLASS(f(t)) == OCLAssf[k] == T 
and applied recursively: 
0CLAssf[k] = ;n t(_l)n-i(~)f[k+i] 
i=O Z 
VnEZ 
The demonstration is similar to the one shown for Equation E.9. 
• Delta Operator (Loughborough definition) : 0 
o(f(t)) == of[k] == f(k + 1) - f(k) 
and applied recursively: 
onf[k] = t(-l)"-i(~)f[k+i] 
i=O Z 
VnEZ 
Demonstration: 
of[k] = f[k + 1] - f[k] 
02 f(k] = o(f[k + 1] - f[k]) = f[k + 3] - 2f[k + 1] + f[k] 
03 f[k] = f[k + 3]- 3f[k + 2] + 3f[k + 1]- f[k] 
onf[k] = t(-l)n-i (~)f[k + i] 
i=O Z 
• Inverse Delta Operator (Loughborough definition) : 0-1 
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(E.4) 
(E.5) 
(E.6) 
(E.7) 
(E.8) 
(E.9) 
In the same way that the 0 operator represents a differentiation process, its 
inverse represents the accumulation process depicted in Figure E.l. 
o-Iu(k) = y[k - 1] + u[k - 1] (E.10) 
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y[k] 
Figure E.1: Internal structure of ,,-I operator 
Demonstration: 
By inspecting Figure E.1 two immediate relations can be found: 
y[kJ = y[k - 1J + u[k - 1J 
,,-Iu(k) = y[kJ 
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(E.ll) 
(E.12) 
Then, substituting Equation (E.ll) into Equation (E.12) leads to Equation 
(E.10). 
E.3 Relations among operators 
The main relations among these operators are: 
"CLASS 
q-1 
= T 
Hm "CLASS = P T~O 
" 
= T· "CLASS 
" 
= q-1 
q = "+1 
(E.13) 
(E.14) 
(E.15) 
(E.16) 
(E.17) 
Appendix F 
Transform Techniques in Control 
All the transforms included in this appendix posses common properties like linearity, 
shift theorem, final value theorem, etc., that can be extensively found in control and 
mathematic literature (e.g. [41), [39), [9)). Therefore, this appendix only summarises 
their definition and the relation between their operators and variables. Afterwards, 
different discrtisation methods are presented that lead to a transfer function in "(. This 
appendix also demonstrates several statements made in Chapter 4 regarding discrete 
systems expressed in the delta form. 
F.1 Continuous-Time transforms 
F.1.1 Laplace Transform (L[f(t)]) 
Let be f(t) a function of time t. In many real problems only values of t 2: 0 are of 
interest. Hence f(t) is given for t 2: 0, and for all t < 0, f(t) is taken to be O. Then, 
the Laplace transform of f (t) is defined as: 
L[y(t)) == Y(s) = [Q e-sty(t)dt (F.l) 
The Laplace transform maps, or transforms, the function f(t) into a different 
function F(s), which is a function of the complex variable s. This transforms has the 
property of transforming lineal differential equations into algebraic equations, thus 
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being extremely useful in control. 
F.2 Discrete-Time transforms 
F.2.1 Z-'I'ransform 
The traditional discrete equivalent of the Laplace transform of a function is the Z-
transform of a sequence [39]. 
The (one-sided) Z-Transform of a time function x(t) or of a sequence of values 
x( kT) is defined by the following equation: 
00 
X(z) == Z{x(t)} == Z{x(kT)} = Lx(kT)z-k (F.2) 
k=O 
where t is nonnegative and T is the sampling period. 
The shifting theorem states that: 
n-l 
Z{qnx[k]} = znX(z) - (Lx[k]zn-k) (F.3) 
k=O 
(F.4) 
The previous equations show that the q operator is linked with the Z-Transform 
variable z. 
The Z-transform has the property of transforming discrete series of values and 
difference equations into algebraic equations. Therefore it is widely used in discrete 
mathematics and signal processing. Digital systems take advantage of the resemblance 
between the inverse of its transformation variable z-l and the delay that takes place 
while transferring data between two register. This highly intuitive design character-
istic, comes at the cost of word length. At high-sample rates, excessive precision is 
needed in order to store different coefficients and variables. This wide dynamic range 
is due to the fact the transform is calculated using the value of the signal at each 
sample, and since these values tend to get more and more similar as the sample rate 
increases, more and more precision is required to differentiate them. 
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F.2.2 Delta-Transform 
The Delta-transform is based on the /j operator, and therefore it processes the differ-
ences between two consecutive sample values, rather than their natural value. In that 
way the dynamic range is reduced, allowing designs with shorter word length, and 
therefore producing smaller and faster implementations. 
The Delta-transform can be defined in terms of the Z-transform as: 
X(I') == D{x(t)} = Z{x(t)} Iz=1+~ (F.5) 
Thus, the relation between both transform variables is: 
l'=z-l (F.6) 
This leads to the definition of of the Delta-transform of a time function x(t), where 
t is nonnegative, or of a sequence of values x(kT), where k takes zero or positive 
integers and T is the sampling period, as: 
00 
X(I') == D{x(t)} == D{x[kT]} = L x(k) . (1 + 1')-k 
k=O 
The shift theorem states that: 
D{ox[k]) = I'X(I') - x[O](1+ 1') 
D{O-lX[k]} - l'- lX(I') 
(F.7) 
(F.8) 
(F.9) 
which shows that the /j operator and the Delta-transform variable l' are linked in the 
same way that z and q are. 
F.3 Discretising by variable's substitution 
There is a number of methods available for discretising continuous transfer functions 
just by approximating the s variable, for instance: 
1. Euler's method (forward rectangular area) 
z-l 
s ~ ---;y- (F.lO) 
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2. Backward rectangular area 
z-l 
s"" --T·z 
3. Thstin's method (Bilinear Transformation or trapezoidal rule) 
s "" :::2 (';'-z_---:l;7) 
T(z + 1) 
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(F.ll) 
(F.12) 
This mapping can be seen as an expansion of z by a Taylor's series of first order 
as follows: 
esT/2 1 + sT 
z=esT= __ ",, __ 2 
e-sT/ 2 1 _ sT 
2 
(F.13) 
Then, reordering terms in s the Thstin mapping between sand "'( is obtained by 
substituting z for "'( + 1: 
2"'( 
s "" :::T:7"( '(--'+--:2::7) (F.14) 
Figure F.1, depicts different routes that lead to a discretised transfer function F("'() 
from a continuous function F(s). It is important to notice that a zero-order-hold does 
not imply any approximation. 
~ zoh @ F(s) • F(z) Billnear 
"-------- ! ~ r~z-1 
BUinear \0 
@ 
Figure F.1: Common discretising routes to obtain F("'() 
F.3.1 From F(z) to F(i) 
Let F(z) be a general discrete transfer function in z defined as: 
F(z) = bnzn + bn_1z(n-l) + ... + b1z + bo 
anzn + an_lZ(n I) + ... + alz + ao (F.15) 
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Equation F.6 showed the relation between the transform variables z and ,. In order 
to transform F(z) into F(,), z is substituted by ,+ 1, obtaining the following transfer 
function: 
F(z) = bn(, + 1)n + bn-Ib + l)(n-l) + ... + bib + 1) + bo 
an(, + l)n + an-I(, + l)(n-l) + ... + alb + 1) + ao (F.16) 
The polynomial expansion of (, + It can be calculated as: 
(F.17) 
Substituting (F.17) separately in the numerator and denominator of (F.16), and rear-
ranging terms in , it is obtained: 
num(,) = bn(~),n+it-Ibn-l(n~l),n-I+ ... +tbIG)i+~bO 
den b) = an(~),n+ it-I an-i(n~ l),n-I+ ... + taIG),+ ~ao 
Finally the transfer function F(,) in terms of F(z)'s coefficients is: 
b' ",n + b' ",(n-I) + + b' '" + b' F( ) _ n' n-I , ... I' 0 
where 
'-a~,n+a~_I,(n I)+ ... +ali+ah 
b~ - ~bi(!) 
a~ - ~ai(!) 
F.3.2 From F(s) to FC?) 
Let F(s) be a general continuous transfer function in s defined as: 
F(s) = /3nsn + /3n_IS(n-l) + ... + /3I S + /30 
ansn + an_ls(n I) + ... + als + ao 
(F.18) 
(F.19) 
(F.20) 
(F.21) 
In order to transform F(s) directly into Fb) the bilinear transform shown in Equation 
(F.14) is applied, obtaining the following transfer function: 
F( ) _ /3n(~)n + /3n_I(~)(n-l) + ... + /31(~) + /30 
,- (~)n+ (~)(n I) + + (~) + an Tb+2) an_1 T(-r+2) ... al Tb+2) ao (F.22) 
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Operating, F( 'Y) becomes 
F() i3"(2~)" + 13"-1 Tb + 2)(2~)"-1 + 13" ,T'b+ 2)'(2~)"-' + ... + i31T"-1(~ + 2)"-1(2~) + i3oT"b + 2)" 
'Y = O'n(21')" + On_tT(-y + 2)(2')')" 1 + O'n_21'2(1' + 2)2(2,,),)"-2 + ... + O!tTn-1("Y + 2)"-1 (2",() + Q'oTn(-y + 2)" 
(F.23) 
The polynomial expansion of ('Y + 2)n can be calculated as: 
(7+ 2)n = (~)'Yn + G)'Yn-12 + ... + (n: 1)'Y2n-1 + (~)2n (F.24) 
Substituting (F.24) separately in the numerator and denominator of (F.23), and rear-
ranging terms in 'Y it is obtained: 
- - (I) --F( ) = bn'Yn + bn-I'Y n- + ... + bl'Y + bo 
'Y an'Yn + an-I 'Y(n I) + ... + an + ao (F.25) 
where 
bn- k = tf3n_iTi(~)2n-Hk , k=O,l, .. ,n 
I=k 
(F.26) 
iin-k = t Oin_iTi (~) 2n- Hk , k = 0, 1, .. , n 
s=k 
(F.27) 
In order to obtain Fh) in terms of 'Y-1 the numerator and denominator of Equation 
(F.25) are divided by 'Yn, obtaining: 
F _ b'n'Y-n + b~_!'Y(-n+1) + ... + b~'Y-I + bo 
('Y) - a~'Y-n + a~_d-n+l) + ... + a~'Y-l + ao (F.28) 
where b~ == bn- k and therefore: 
b~ = t f3n-,r G) 2n- Hk , k = 0,1, .. ,n 
t=k 
(F.29) 
a~ = t (In_ir (~) 2n- i+k , k=0,1, .. ,n 
t=k 
(F.30) 
Finally, numerator and denominator of Equation (F.28) are divided by ao, leading to: 
b -n +b (-n+1) + +b -I +b Fh) = n'Y n-l'Y ... n 0 
an'Y-n + an_l'Y(-n+l) + ... + an 1 + 1 (F.31) 
where 
b' bk = ....!£. k=O,l, .. ,n 
ao 
(F.32) 
a' 
ak = ....!£. k = 0,1, .. ,n 
ao 
(F.33) 
Equation (F.31) represents the transfer function in 'Y-1 introduced in Chapter 4 to 
obtain the state-space delta and modified delta canonic forms. 
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F( {) analysis at high-sample rates 
As sample rates increase, T --> O. Expanding Equation (F.32) 
This can be rewritten as: 
b' "'? {3 Ti(i)2n-i+k b =...l = L...-k n-. k 
k , "n Ti2n i 
aD L.Ji=O Cl'n-i 
b
k 
= O'kTk + O'k+1Tk+1 + ... + O'nTn 
(10 + (l1T + (lzTZ + ... + (lnTn 
Calculating the limit when T --> 0: 
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(F.34) 
(F.35) 
(F.36) 
Clearly, this result is valid if an # 0 and an is not proportional to T. For k = 0: 
lim bo = 0'0 = (In 
T--+D eo an 
In a similar way, the limit value of the ak coefficients can be calculated as: 
a' ",n Cl' ·Ti(i)2n- Hk 
_ ....! _ wi-k n-s k 
ak - ,- "n T" 
ao .L.ti=O O'n-i '2n , 
This can be rewritten as: 
which in the limit when T --> 0: 
Again, this result is valid if an # 0 and an is not proportional to T. 
(F.37) 
(F.38) 
(F.39) 
(F.40) 
These results demonstrate that the coefficients of a transfer function in {-1 tend 
to move towards zero as the sample rates increase, except for ao = 1 and bo which 
move towards lb.: 
an 
Modified canonic { form analysis at high-sample rates 
Section 4.2.2 presented the modified canonic { form state-space representation of a 
transfer function P(r) defined as Equation (F.31). In this section the modified delta 
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canonic coefficients q and P (as defined in Figures 4.2 and 4.3) are analysed as the 
sample time tends to zero. As these figures show, 
qn-j+l = ...!!L 
aj_l 
Pn-j+1 = 
bj 
aj 
Po = bo 
, j = l, .. ,n 
, j = l, .. ,n 
(F.4I) 
(F.42) 
(F.43) 
The following analysis assumes that the set of coefficients {ak,bk } are not proportional 
to T. Applying Equation (F.33): 
aJ
. "?o< ·Ti(i)2n- Hj L..Jt=J n-t j 
qn-j+1 = -- = "? ~ _.Ti(i )2n-Hj-1 
aj-l L....r'=3- 1 un t 3-1 
(F.44) 
This can be rewritten as: 
(F.45) 
Dividing numerator and denominator by T n : 
(F.46) 
Calculating the limit when T -; 0: 
. oon-j + oon-j-l + . . . I 
hm qn-j+1 = .+1 . . 1 = - = 0 
T-O Ilj_100n-J + oon-J + oon J +. . . 00 (F.47) 
Therefore, the q coefficients of the A and B matrices that define the state-space mod-
ified delta form as presented in Equation (4.38) tend to zero as the sample rates 
increases. 
In order to analyse the P coefficients, the same procedure is used: 
b . "?(3 .Ti(i)2n - Hj J L.J~=J n-t j 
Pn-j+l = aJ. = "? . 0< .Ti(i)2n-Hj 4.Jt=3 n-t j 
This can be rewritten as: 
bj TjTj + Tj+1Tj+1 + ... + Tnrn 
Pn-J+l = - =. . 1 
aj (J"jTJ + (J"j+1TJ+ + ... + (J"nTn 
Dividing numerator and denominator by T n : 
. _ bj _ TjTj-n + Tj+1Tj-n+1 + ... + Tn 
Pn-J+l - - T· . 1 
aj (J"j J n + (J"j+1TJ n+ + ... + (J"n 
(F.48) 
(F.49) 
(F.50) 
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Calculating the limit when T -> 0: 
I. 7'j f3n-j Im Pn-j+l = - = --
T_O eTj an-j 
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,j=l, .. ,n (F.51) 
Therefore, the limit of the C and D matrices presented in Equation (4.39) for the 
modified canonic delta form, as the sample rate increases has the following value: 
lim C 
T~O 
(F.52) 
lim D = 
T~O 
(F.53) 
where C = [PI - Polp2 - Pol .. ·IPn - Po]. 
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IFAC-2004. Dario L. Sancho-Pradel and Roger M. Goodall. Targeted Process-
ing for Real-Time Embedded Mechatronic Systems. 3rd IFAC Symposium on 
Mechatronic Systems, Australia, pp. 763-768, September 2004 
IEEE-2002. Dario L. Sancho-Pradel, Simon Jones and Roger M. Goodall. Sys-
tem on Programmable Chip for Real- Time Control Implementation. IEEE FPT 
- Field Programmable Technology, Hong Kong, pp. 276-283, December 2002 
Journal Papers: 
Dario L. Sancho-Pradel and Roger M. Goodall. Targeted Processing for Real-
Time Embedded M echatronic Systems. Paper selected for publication on: on the 
special issue of IFACs: Control Engineering Practice, Elsevier, 2005 
Dario L. Sancho-Pradel and Roger M. Goodall. Reconfigumble Multi-Processor 
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